Mirko Brkušanin d0f50d5574

[AMDGPU] Remove DX10_CLAMP and IEEE bits from gfx1170 (#182107) ...

Add `DX10ClampAndIEEEMode` feature and set it for every subtarget prior
to gfx1170

2026-03-04 12:16:41 +01:00

..

custom-pseudo-source-values.ll

…

dead-flag-on-use-operand-parse-error.mir

…

empty-custom-regmask.mir

…

expected-target-index-name.mir

…

init-whole.wave.ll

…

instr-mmra-error.mir

[MIParser] - Add support for MMRAs (#180320)

2026-02-09 18:01:02 +01:00

instr-mmra.mir

[MIParser] - Add support for MMRAs (#180320)

2026-02-09 18:01:02 +01:00

intrinsics.mir

…

invalid-frame-index2.mir

…

invalid-frame-index-invalid-fixed-stack.mir

…

invalid-frame-index-invalid-stack.mir

…

invalid-frame-index-no-stack.mir

…

invalid-frame-index.mir

…

invalid-target-index-operand.mir

…

killed-flag-on-def-parse-error.mir

…

lit.local.cfg

…

llc-target-cpu-attr-from-cmdline-ir.mir

…

llc-target-cpu-attr-from-cmdline.mir

…

long-branch-reg-all-sgpr-used.ll

[AMDGPU] Remove NoSignedZerosFPMath uses (#178343)

2026-01-30 09:18:40 +08:00

machine-function-info-after-pei.ll

[AMDGPU] Remove NoSignedZerosFPMath uses (#178343)

2026-01-30 09:18:40 +08:00

machine-function-info-dynlds-align-invalid-case.mir

…

machine-function-info-long-branch-reg-debug.ll

[AMDGPU] Make uniform-work-group-size a valueless attribute (#183925)

2026-03-01 21:29:55 +00:00

machine-function-info-long-branch-reg.ll

[AMDGPU] Remove NoSignedZerosFPMath uses (#178343)

2026-01-30 09:18:40 +08:00

machine-function-info-no-ir.mir

[AMDGPU] Remove DX10_CLAMP and IEEE bits from gfx1170 (#182107)

2026-03-04 12:16:41 +01:00

machine-function-info-register-parse-error1.mir

…

machine-function-info-register-parse-error2.mir

…

machine-function-info.ll

[AMDGPU] Remove NoSignedZerosFPMath uses (#178343)

2026-01-30 09:18:40 +08:00

machine-metadata-error.mir

…

machine-metadata.mir

…

mfi-frame-offset-reg-class.mir

…

mfi-parse-error-frame-offset-reg.mir

…

mfi-parse-error-scratch-rsrc-reg.mir

…

mfi-parse-error-stack-ptr-offset-reg.mir

…

mfi-scratch-rsrc-reg-reg-class.mir

…

mfi-stack-ptr-offset-reg-class.mir

…

mir-canon-multi-def.mir

[AMDGPU] Fix mir-canon-multi-def.mir test (#173243)

2025-12-22 13:49:42 +01:00

mir-canon-multi.mir

…

mircanon-memoperands.mir

…

noalias-addrspace-expect-id.mir

…

noalias-addrspace-parse.mir

…

noalias-addrspace-undefine-matadata.mir

…

noconvergent-invalid.mir

…

noconvergent.mir

…

parse-lanemask-operand-empty-lanemask.mir

[CodeGen] Add MO_LaneMask type and a new COPY_LANEMASK instruction (#151944)

2025-12-03 13:56:15 +05:30

parse-lanemask-operand-invalid-lanemask.mir

[CodeGen] Add MO_LaneMask type and a new COPY_LANEMASK instruction (#151944)

2025-12-03 13:56:15 +05:30

parse-lanemask-operand-missing-lparen.mir

[CodeGen] Add MO_LaneMask type and a new COPY_LANEMASK instruction (#151944)

2025-12-03 13:56:15 +05:30

parse-lanemask-operand-missing-rparen.mir

[CodeGen] Add MO_LaneMask type and a new COPY_LANEMASK instruction (#151944)

2025-12-03 13:56:15 +05:30

parse-lanemask-operand.mir

[CodeGen] Add MO_LaneMask type and a new COPY_LANEMASK instruction (#151944)

2025-12-03 13:56:15 +05:30

parse-order-reserved-regs.mir

…

preload-kernarg-invalid-register-class-error.mir

[AMDGPU] Enable serializing of allocated preload kernarg SGPRs info (#168374)

2025-11-22 14:03:14 -08:00

preload-kernarg-invalid-register-name-error.mir

[AMDGPU] Enable serializing of allocated preload kernarg SGPRs info (#168374)

2025-11-22 14:03:14 -08:00

preload-kernarg-mfi.ll

[AMDGPU] Enable serializing of allocated preload kernarg SGPRs info (#168374)

2025-11-22 14:03:14 -08:00

preload-kernarg-stack-type-error.mir

[AMDGPU] Enable serializing of allocated preload kernarg SGPRs info (#168374)

2025-11-22 14:03:14 -08:00

ptradd-flags.mir

…

s_wait_alu_missing_operand_crash.mir

[AMDGPU] Improve crash message when S_WAITCNT_DEPCTR is missing its operand (#177065)

2026-01-26 08:35:30 -08:00

s_wait_alu-errors.mir

[AMDGPU] Introduce custom MIR formatting for s_wait_alu (#176316)

2026-01-31 10:46:59 -08:00

s_wait_alu.mir

[AMDGPU] Introduce custom MIR formatting for s_wait_alu (#176316)

2026-01-31 10:46:59 -08:00

sgpr-for-exec-copy-invalid-reg.mir

…

spill-phys-vgprs-invalid.mir

…

spill-phys-vgprs-not-a-reg.mir

…

spill-phys-vgprs.mir

…

stack-id-assert.mir

…

stack-id.mir

…

subreg-def-is-not-ssa.mir

…

syncscopes.mir

…

target-flags.mir

…

target-index-operands.mir

…

target-memoperands.mir

…

vgpr-for-agpr-copy-invalid-reg.mir

…

virtreg-uses-unallocatable-class.mir

…

wwm-reserved-regs-invalid-reg.mir

…

wwm-reserved-regs-not-a-reg.mir

…

wwm-reserved-regs.mir

…