shylie/llvm-project
1
0
Fork 0
Code Issues Pull Requests Actions 6 Packages Projects Releases Wiki Activity
llvm-project/llvm/test/CodeGen
History
David Green a502dddfd0 [AArch64] Additional GISel test for FMA. NFC
2023-10-14 12:34:54 +01:00
..
AArch64
[AArch64] Additional GISel test for FMA. NFC
2023-10-14 12:34:54 +01:00
AMDGPU
[AMDGPU] Add encoding/decoding support for non-result-returning ATOMIC_CSUB instructions (#68684)
2023-10-11 11:37:27 +01:00
ARC
…
ARM
[RA] Disable split around hint register if optimize for size (#68619)
2023-10-11 14:57:15 -07:00
AVR
Revert "[CodeGen] Really renumber slot indexes before register allocation (#67038)"
2023-10-09 12:31:32 +01:00
BPF
Reapply [Verifier] Sanity check alloca size against DILocalVariable fragment size
2023-10-09 14:22:12 +02:00
CSKY
Revert "[CodeGen] Really renumber slot indexes before register allocation (#67038)"
2023-10-09 12:31:32 +01:00
DirectX
[SPIRV][DX] Share one test between backends (#65975)
2023-09-21 12:15:55 +02:00
Generic
[AsmPrint] Correctly factor function entry count when dumping MBB frequencies (#67826)
2023-09-29 18:06:53 -07:00
Hexagon
Revert "[CodeGen] Really renumber slot indexes before register allocation (#67038)"
2023-10-09 12:31:32 +01:00
Inputs
…
Lanai
[test] Change llc -march= to -mtriple= & llvm-mc -arch= to -triple=
2023-09-11 15:11:01 -07:00
LoongArch
[LoongArch] Support finer-grained DBAR hints for LA664+ (#68787)
2023-10-12 15:04:51 +08:00
M68k
…
Mips
Revert "[CodeGen] Really renumber slot indexes before register allocation (#67038)"
2023-10-09 12:31:32 +01:00
MIR
Revert "[X86] Support EGPR (R16-R31) for APX (#67702)"
2023-10-10 10:34:49 +02:00
MLRegAlloc
[mlgo] fix test post #67826
2023-09-29 18:24:35 -07:00
MSP430
Revert "[CodeGen] Really renumber slot indexes before register allocation (#67038)"
2023-10-09 12:31:32 +01:00
NVPTX
[NVPTX] Improve lowering of v4i8 (#67866)
2023-10-09 12:33:22 -07:00
PowerPC
[PowerPC][Atomics] Remove redundant block to clear reservation (#68430)
2023-10-13 10:59:27 +08:00
RISCV
[Test] Pre-submit tests for #68972 (#69040)
2023-10-14 12:18:43 +08:00
SPARC
[Sparc] Remove duplicate ALU and SETHI instructions (NFCI) (#66851)
2023-10-10 20:34:20 +03:00
SPIRV
[SPIRV] Fix SPV_KHR_expect_assume support (#67793)
2023-10-09 10:05:58 +02:00
SystemZ
[SystemZ][z/OS] Add vararg support to z/OS (#68834)
2023-10-12 12:42:55 +02:00
Thumb
Revert "[CodeGen] Really renumber slot indexes before register allocation (#67038)"
2023-10-09 12:31:32 +01:00
Thumb2
Revert "[CodeGen] Really renumber slot indexes before register allocation (#67038)"
2023-10-09 12:31:32 +01:00
VE
Revert "[CodeGen] Really renumber slot indexes before register allocation (#67038)"
2023-10-09 12:31:32 +01:00
WebAssembly
Ensure NoTrapAfterNoreturn is false for the wasm backend (#65876)
2023-10-05 09:17:45 -07:00
WinCFGuard
…
WinEH
…
X86
[CodeGenPrepare] Check types when unmerging GEPs across indirect branches (#68587)
2023-10-13 09:47:47 +02:00
XCore
[test] Change llc -march= to -mtriple=
2023-09-11 14:42:37 -07:00