llvm-project

History

[SDAG] Expand vector [u|s]cmp in VectorLegalizer (#106883 )

Address comment
https://github.com/llvm/llvm-project/pull/106747#issuecomment-2322922855.

2024-09-01 22:35:52 +08:00

AArch64

Revert "AtomicExpand: Allow incrementally legalizing atomicrmw" (#106792 )

2024-08-30 13:51:53 -07:00

AMDGPU

AMDGPU: Use pattern to select instruction for intrinsic llvm.fptrunc.round (#105761 )

2024-08-29 11:43:58 -07:00

ARC

…

ARM

[ExtendLifetimes] Implement llvm.fake.use to extend variable lifetimes (#86149 )

2024-08-29 17:53:32 +01:00

AVR

[AVR] Fix parsing & emitting relative jumps (#106722 )

2024-08-30 15:25:54 +02:00

BPF

BPF: Generate locked insn for __sync_fetch_and_add() with cpu v1/v2 (#106494 )

2024-08-30 14:00:33 -07:00

CSKY

…

DirectX

[DXIL][Analysis] Collect Function properties in Metadata Analysis (#105728 )

2024-08-31 17:56:06 -04:00

Generic

[VP] Merge ExpandVP pass into PreISelIntrinsicLowering (#101652 )

2024-08-06 09:27:59 +02:00

Hexagon

[SimplifyCFG] Don't block sinking for allocas if no phi created (#104579 )

2024-08-19 09:55:30 +02:00

Inputs

…

Lanai

…

LoongArch

[LoongArch] Optimize for immediate value materialization using BSTRINS_D instruction

2024-08-30 16:38:42 +08:00

M68k

[LTO] enable ObjCARCContractPass only on optimized build (#101114 )

2024-08-09 13:04:25 -07:00

Mips

MIPS: Add fcanonicalize for pre-R6 (#104554 )

2024-08-27 17:13:46 +08:00

MIR

[ExtendLifetimes][NFC] Add explicit triple to new fake-use tests

2024-08-29 18:43:35 +01:00

MLRegAlloc

Reland "[MLGO] Remove Python <3.8 from unsupported config (#106132 )"

2024-08-26 18:45:34 -07:00

MSP430

…

NVPTX

[NVPTX][AA] Traverse use-def chain to find non-generic addrspace (#106477 )

2024-08-29 21:26:58 -07:00

PowerPC

[LegalizeVectorOps][PowerPC] Use xor to expand fneg. (#106595 )

2024-08-29 15:00:23 -07:00

RISCV

[RISCV] Custom legalize f16/bf16 FNEG/FABS with Zfhmin/Zbfmin. (#106886 )

2024-08-31 23:57:40 -07:00

SPARC

[SPARC] Remove assertions in printOperand for inline asm operands (#104692 )

2024-08-20 20:05:06 +07:00

SPIRV

[SPIR-V] Fix vload_half builtin argument count (#105585 )

2024-08-27 01:26:26 -07:00

SystemZ

[DAG] Handle cases where a shift amount is larger than the pre-extended value bitwidth

2024-08-27 18:12:24 +01:00

Thumb

[SelectionDAG] Expand [US]CMP using arithmetic on boolean values instead of selects (#98774 )

2024-07-16 20:56:18 +01:00

Thumb2

Reapply "[DebugInfo][DWARF] Set is_stmt on first non-line-0 instruction in BB (#105524 )"

2024-08-29 15:08:37 +01:00

[DAGCombiner] Freeze maybe poison operands when folding select to logic (#84924 )

2024-07-22 17:19:46 +02:00

WebAssembly

[WebAssembly] Add intrinsics to wasm_simd128.h for all FP16 instructions (#106465 )

2024-08-30 08:42:37 -07:00

WinCFGuard

…

WinEH

…

X86

[SDAG] Expand vector [u|s]cmp in VectorLegalizer (#106883 )

2024-09-01 22:35:52 +08:00

XCore

…

Xtensa

[Xtensa] Implement sextload i8 (#106053 )

2024-08-26 17:21:34 +02:00