YunQiang Su b8054104d3

LLVM/Test: Mark Mips readcyclecounter.ll XFAIL: expensive_checks (#127587) ...

expsensive_check complains that:

bb.0.entry:
  %0:gpr32 = RDHWR $hwr2, 0
  %1:gpr32 = ADDiu $zero, 0
  $v0 = COPY %0:gpr32
  $v1 = COPY %1:gpr32
  RetRA implicit $v0, implicit $v1

*** Bad machine code: Using an undefined physical register ***
- function:    test_readcyclecounter
- basic block: %bb.0 entry (0xad97ee0)
- instruction: %0:gpr32 = RDHWR $hwr2, 0
- operand 1:   $hwr2
LLVM ERROR: Found 1 machine code errors.

2025-02-18 17:14:29 +08:00

..

AArch64

[SelectionDAG] Add PARTIAL_REDUCE_U/SMLA ISD Nodes (#125207)

2025-02-18 09:08:47 +00:00

AMDGPU

AMDGPU: Handle brev and not cases in getConstValDefinedInReg (#127483)

2025-02-18 11:23:49 +07:00

ARC

…

ARM

[IR] Remove mul constant expression (#127046)

2025-02-14 09:28:57 +01:00

AVR

PeepholeOpt: Fix looking for def of current copy to coalesce (#125533)

2025-02-05 23:29:02 +07:00

BPF

PeepholeOpt: Fix looking for def of current copy to coalesce (#125533)

2025-02-05 23:29:02 +07:00

CSKY

…

DirectX

[HLSL] Fix Root signature test error (#127261)

2025-02-14 15:39:52 -08:00

Generic

…

Hexagon

[Hexagon] Explicitly truncate constant in UAddSubO (#127360)

2025-02-17 09:30:48 -06:00

Inputs

…

Lanai

…

LoongArch

[LoongArch] Add test for stackmaps. NFC

2025-02-13 20:58:26 +08:00

M68k

[M68k] always use movem for register spills (#106715)

2025-01-31 19:42:40 -06:00

Mips

LLVM/Test: Mark Mips readcyclecounter.ll XFAIL: expensive_checks (#127587)

2025-02-18 17:14:29 +08:00

MIR

MachineCopyPropagation: Do not remove copies preserved by regmask (#125868)

2025-02-10 12:26:33 -05:00

MLRegAlloc

…

MSP430

…

NVPTX

Reland "[NVPTX] Cleanup/Refactoring in NVPTX AsmPrinter and RegisterInfo (NFC)" (#127277)

2025-02-14 18:45:14 -08:00

PowerPC

[PowerPC] Use getSignedTargetConstant in SelectOptimalAddrMode. (#127305)

2025-02-15 14:13:32 -08:00

RISCV

[RISCV] Implement isHighLatencyDef() (#127476)

2025-02-18 14:24:20 +08:00

SPARC

PeepholeOpt: Fix looking for def of current copy to coalesce (#125533)

2025-02-05 23:29:02 +07:00

SPIRV

[SPIR-V] Ensure that a correct pointer type is deduced from the Value argument of OpAtomic* instructions (#127492)

2025-02-17 23:16:47 +01:00

SystemZ

[SystemZ] Add codegen support for llvm.roundeven

2025-02-14 00:10:37 +01:00

Thumb

[TargetLowering] Improve one signature of forceExpandWideMUL. (#123991)

2025-01-23 12:49:35 -08:00

Thumb2

[ARM] Fix calling convention for __fp16 with big-endian (#126741)

2025-02-13 09:09:29 +00:00

VE

PeepholeOpt: Fix looking for def of current copy to coalesce (#125533)

2025-02-05 23:29:02 +07:00

WebAssembly

[WebAssembly] Enable interleaved memory accesses (#125696)

2025-02-17 09:09:52 +00:00

WinCFGuard

…

WinEH

…

X86

[X86] combineConcatVectorOps - add EXTEND_VECTOR_INREG() 512-bit handling (#127530)

2025-02-18 08:08:58 +00:00

XCore

[llvm] Remove br i1 undef in some llvm/test/CodeGen tests (#126811)

2025-02-12 09:19:00 +00:00

Xtensa

…