Durgadoss R
6a075a9d5d
[MLIR][NVVM]: Update setmaxregister NVVM Op ( #77594 )
...
This patch updates the setmaxregister NVVM Op to use the
intrinsics instead of inline-ptx.
* The interface remains same (as expected).
* Tests are added to verify the lowered intrinsics in
Target/LLVMIR/nvvmir.mlir.
Signed-off-by: Durgadoss R <durgadossr@nvidia.com>
2024-01-10 18:49:09 +01:00
..
2024-01-04 10:28:12 +01:00
2023-11-13 12:59:30 -06:00
2023-12-11 12:32:21 +01:00
2024-01-10 18:49:09 +01:00
2024-01-10 11:23:02 -06:00
2024-01-09 13:19:41 +01:00
2024-01-09 19:46:35 -05:00
2023-11-21 16:12:27 +01:00
2024-01-05 06:35:22 +05:30
2024-01-10 16:57:39 +00:00
2023-12-15 11:35:40 -08:00
2023-09-21 18:04:08 +02:00
2023-08-25 05:50:25 +00:00
2023-07-26 20:26:07 +02:00
2023-09-01 23:12:16 +00:00
2023-10-13 14:03:27 -07:00
2024-01-05 12:37:24 +01:00
2023-11-16 11:32:02 -08:00
2023-12-27 10:32:21 -05:00
2024-01-03 12:36:43 -05:00
2024-01-10 01:17:36 +03:00
2023-09-11 12:57:41 +00:00
2024-01-10 18:49:09 +01:00
2023-10-27 14:48:49 +05:30
2024-01-10 09:23:36 -08:00
2024-01-09 13:19:41 +01:00
2024-01-09 13:19:41 +01:00
2023-12-05 16:55:24 -05:00