d9570babf1
The Arithmetic, Load, and Store sequencers can accept instructions in parallel. The PipeV blocked that from happening since it became busy if any of the sequencers were busy. This change allows the sequencers to accept instructions in parallel. The VCQ accepts instructions from the the A Pipe and holds them until the vector unit is ready to dequeue them. The unit dequeues up to one instruction per cycle, in order, as soon as the sequencer for that type of instruction is avaliable. This resource is meant to be used for 1 cycle by all vector instructions, to model that only one vector instruction may be dequed at a time. The actual dequeueing into the sequencer is modeled by the VA, VL, and VS sequencer resources below. Each of them will only accept a single instruction at a time and remain busy for the number of cycles associated with that instruction.
92 lines
4.2 KiB
ArmAsm
92 lines
4.2 KiB
ArmAsm
# NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py
|
|
# RUN: llvm-mca -mtriple=riscv64 -mcpu=sifive-x280 -timeline -iterations=1 < %s | FileCheck %s
|
|
|
|
vsetvli zero, a0, e64, m1, tu, mu
|
|
# LLVM-MCA-RISCV-LMUL M1
|
|
# LLVM-MCA-RISCV-SEW E64
|
|
vdiv.vv v8, v8, v12
|
|
vsetvli zero, a0, e64, m1, tu, mu
|
|
# LLVM-MCA-RISCV-SEW E64
|
|
vdiv.vv v8, v8, v12
|
|
vdivu.vv v8, v8, v12
|
|
vsetvli zero, a0, e32, m1, tu, mu
|
|
# LLVM-MCA-RISCV-SEW E32
|
|
vdiv.vv v8, v8, v12
|
|
vdivu.vv v8, v8, v12
|
|
|
|
# CHECK: Iterations: 1
|
|
# CHECK-NEXT: Instructions: 8
|
|
# CHECK-NEXT: Total Cycles: 574
|
|
# CHECK-NEXT: Total uOps: 8
|
|
|
|
# CHECK: Dispatch Width: 2
|
|
# CHECK-NEXT: uOps Per Cycle: 0.01
|
|
# CHECK-NEXT: IPC: 0.01
|
|
# CHECK-NEXT: Block RThroughput: 571.0
|
|
|
|
# CHECK: Instruction Info:
|
|
# CHECK-NEXT: [1]: #uOps
|
|
# CHECK-NEXT: [2]: Latency
|
|
# CHECK-NEXT: [3]: RThroughput
|
|
# CHECK-NEXT: [4]: MayLoad
|
|
# CHECK-NEXT: [5]: MayStore
|
|
# CHECK-NEXT: [6]: HasSideEffects (U)
|
|
|
|
# CHECK: [1] [2] [3] [4] [5] [6] Instructions:
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, a0, e64, m1, tu, mu
|
|
# CHECK-NEXT: 1 114 115.00 vdiv.vv v8, v8, v12
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, a0, e64, m1, tu, mu
|
|
# CHECK-NEXT: 1 114 115.00 vdiv.vv v8, v8, v12
|
|
# CHECK-NEXT: 1 114 115.00 vdivu.vv v8, v8, v12
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, a0, e32, m1, tu, mu
|
|
# CHECK-NEXT: 1 112 113.00 vdiv.vv v8, v8, v12
|
|
# CHECK-NEXT: 1 112 113.00 vdivu.vv v8, v8, v12
|
|
|
|
# CHECK: Resources:
|
|
# CHECK-NEXT: [0] - SiFive7FDiv
|
|
# CHECK-NEXT: [1] - SiFive7IDiv
|
|
# CHECK-NEXT: [2] - SiFive7PipeA
|
|
# CHECK-NEXT: [3] - SiFive7PipeB
|
|
# CHECK-NEXT: [4] - SiFive7VA
|
|
# CHECK-NEXT: [5] - SiFive7VCQ
|
|
# CHECK-NEXT: [6] - SiFive7VL
|
|
# CHECK-NEXT: [7] - SiFive7VS
|
|
|
|
# CHECK: Resource pressure per iteration:
|
|
# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6] [7]
|
|
# CHECK-NEXT: - - 3.00 - 571.00 5.00 - -
|
|
|
|
# CHECK: Resource pressure by instruction:
|
|
# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6] [7] Instructions:
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, a0, e64, m1, tu, mu
|
|
# CHECK-NEXT: - - - - 115.00 1.00 - - vdiv.vv v8, v8, v12
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, a0, e64, m1, tu, mu
|
|
# CHECK-NEXT: - - - - 115.00 1.00 - - vdiv.vv v8, v8, v12
|
|
# CHECK-NEXT: - - - - 115.00 1.00 - - vdivu.vv v8, v8, v12
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, a0, e32, m1, tu, mu
|
|
# CHECK-NEXT: - - - - 113.00 1.00 - - vdiv.vv v8, v8, v12
|
|
# CHECK-NEXT: - - - - 113.00 1.00 - - vdivu.vv v8, v8, v12
|
|
|
|
# CHECK: Timeline view:
|
|
# CHECK-NEXT: Index 0123
|
|
|
|
# CHECK: [0,0] DeeE vsetvli zero, a0, e64, m1, tu, mu
|
|
# CHECK-NEXT: Truncated display due to cycle limit
|
|
|
|
# CHECK: Average Wait times (based on the timeline view):
|
|
# CHECK-NEXT: [0]: Executions
|
|
# CHECK-NEXT: [1]: Average time spent waiting in a scheduler's queue
|
|
# CHECK-NEXT: [2]: Average time spent waiting in a scheduler's queue while ready
|
|
# CHECK-NEXT: [3]: Average time elapsed from WB until retire stage
|
|
|
|
# CHECK: [0] [1] [2] [3]
|
|
# CHECK-NEXT: 0. 1 0.0 0.0 0.0 vsetvli zero, a0, e64, m1, tu, mu
|
|
# CHECK-NEXT: 1. 1 0.0 0.0 0.0 vdiv.vv v8, v8, v12
|
|
# CHECK-NEXT: 2. 1 0.0 0.0 0.0 vsetvli zero, a0, e64, m1, tu, mu
|
|
# CHECK-NEXT: 3. 1 0.0 0.0 0.0 vdiv.vv v8, v8, v12
|
|
# CHECK-NEXT: 4. 1 0.0 0.0 0.0 vdivu.vv v8, v8, v12
|
|
# CHECK-NEXT: 5. 1 0.0 0.0 0.0 vsetvli zero, a0, e32, m1, tu, mu
|
|
# CHECK-NEXT: 6. 1 0.0 0.0 0.0 vdiv.vv v8, v8, v12
|
|
# CHECK-NEXT: 7. 1 0.0 0.0 0.0 vdivu.vv v8, v8, v12
|
|
# CHECK-NEXT: 1 0.0 0.0 0.0 <total>
|