shylie/llvm-project
1
0
Fork 0
Code Issues Pull Requests Actions 6 Packages Projects Releases Wiki Activity
llvm-project/llvm/test/TableGen
History
Matt Arsenault 7bf459bce3
CodeGen: Make target overrides of PointerLikeRegClass mandatory (#159882) 
Most targets should now use the convenience multiclass to fixup
the operand definitions of pointer-using pseudoinstructions:

defm : RemapAllTargetPseudoPointerOperands<target_ptr_regclass>;
2025-11-26 10:13:41 -05:00
..
Common
…
CompressInstEmitter
[TableGen] Check destination instruction predicates in CompressInstEmitter. (#151061)
2025-07-28 21:36:19 -07:00
DecoderEmitter
[TableGen][DecoderEmitter] Rework table construction/emission (#155889)
2025-09-20 01:58:53 +00:00
GlobalISelCombinerEmitter
[AArch64][GlobalISel] Added support for hadd family of intrinsics (#163985)
2025-11-19 15:44:02 +00:00
GlobalISelEmitter
[AArch64][GlobalISel] Added support for hadd family of intrinsics (#163985)
2025-11-19 15:44:02 +00:00
SDNodeInfoEmitter
[SelectionDAG] Verify SDTCisVT and SDTCVecEltisVT constraints (#150125)
2025-11-16 18:26:03 +03:00
64-bit-int.td
[LLVM] Change error messages to start with lower case (#113748)
2024-10-29 12:26:33 -07:00
2003-08-03-PassCode.td
…
2006-09-18-LargeInt.td
…
2010-03-24-PrematureDefaults.td
…
AcquireAtCycle.td
[TableGen][MCSched] Update error messages on the range of Acquire/ReleaseAtCycle (#131908)
2025-03-24 13:42:28 -07:00
address-space-patfrags.td
[DAG] Use SDValue for PatFrag checks (#137519)
2025-05-01 08:58:59 +01:00
AliasAsmString.td
…
AllowDuplicateRegisterNames.td
[MC][AsmParser] Make MatchRegisterName return MCRegister (NFC) (#81408)
2024-02-18 13:59:49 +03:00
ambiguous-composition.td
…
AnonDefinitionOnDemand.td
…
anonymous-location.td
[LIT] Rename substitution %basename_s to %{s:basename} (#111062)
2024-10-03 18:18:10 -07:00
arithmetic.td
…
ArtificialSubregs.td
[TableGen] Split *GenRegisterInfo.inc. (#167700)
2025-11-14 16:30:51 +00:00
AsmPredicateCombining.td
[NFC][DecoderEmitter] Predicate generation code cleanup (#158140)
2025-09-15 19:23:07 -07:00
AsmPredicateCombiningRISCV.td
[RISCV] Don't convert virtual register Register to MCRegister in isCompressibleInst. (#122843)
2025-01-13 23:36:09 -08:00
AsmVariant.td
…
AsmWriterPCRelOp.td
…
assert.td
[TableGen] Print assert message inline with assert failure (#111184)
2024-10-04 13:21:50 -07:00
bare-minimum-psets.td
…
BigEncoder.td
…
BitOffsetDecoder.td
[TableGen][DecoderEmitter] Inline insertBits() (NFC) (#159353)
2025-09-17 13:50:00 +00:00
BitsInit.td
[TableGen] Add assert to validate Objects list for HwModeSelect (#123794)
2025-01-27 13:44:44 -08:00
BitsInitErrors.td
[TableGen] Add assert to validate Objects list for HwModeSelect (#123794)
2025-01-27 13:44:44 -08:00
BitsInitOverflow.td
…
cast-list-initializer.td
…
cast-multiclass.td
…
cast-string.td
…
cast-typeerror.td
…
cast.td
…
cc-assign-to-reg-tuple.td
[TableGen][NFC] Use early exit to simplify large block in emitAction. (#138220)
2025-05-08 12:12:15 -05:00
check-duplicate-tuple-regs.td
[TableGen] Check for duplicate register tuple definitions. (#95725)
2024-06-25 16:42:29 -05:00
ClassInstanceValue.td
…
CMakeLists.txt
[LLVM] Exclude specialized lit test suites from check-all (#159781)
2025-09-19 08:10:58 -07:00
code.td
…
CodeGenSchedule-duplicate-instrw.td
…
compare.td
…
CompressWriteLatencyEntry.td
[MC] Use StringTable to reduce dynamic relocations (#144202)
2025-06-25 05:23:11 -07:00
ConcatenatedSubregs.td
[TableGen] Split *GenRegisterInfo.inc. (#167700)
2025-11-14 16:30:51 +00:00
cond-bitlist.td
…
cond-default.td
…
cond-empty-list-arg.td
…
cond-inheritance.td
…
cond-let.td
…
cond-list.td
…
cond-subclass.td
…
cond-type.td
…
cond-usage.td
…
condsbit.td
…
ConstraintChecking1.td
…
ConstraintChecking2.td
…
ConstraintChecking3.td
[TableGen] Fix operand constraint checking problem. (#85859)
2024-03-20 13:32:38 -05:00
ConstraintChecking4.td
…
ConstraintChecking5.td
…
ConstraintChecking6.td
…
ConstraintChecking7.td
…
ConstraintChecking8.td
[TableGen] Fix operand constraint checking problem. (#85859)
2024-03-20 13:32:38 -05:00
ConstraintChecking.inc
…
CPtrWildcard.td
[DAG][X86] Improve custom i256/i512 AVX512 CTLZ/CTTZ Handling with MVT::i256/i512 (#168860)
2025-11-25 09:46:14 +00:00
CStyleComment.td
…
dag-functional.td
…
dag-isel-complexpattern.td
[SelectionDAG] Add space-optimized forms of OPC_CheckComplexPat (#73310)
2024-01-11 15:28:12 +08:00
dag-isel-instrument.td
[llvm-tblgen] Increase Coverage Index Size (#118329)
2024-12-04 09:19:13 +00:00
dag-isel-regclass-emit-enum.td
[MVT][TableGen] Extend Machine Value Type to uint16_t (#99657)
2024-08-01 01:19:14 +08:00
dag-isel-res-order.td
[SelectionDAG] Add space-optimized forms of OPC_EmitNode/OPC_MorphNodeTo (#73502)
2023-12-12 17:45:32 +08:00
dag-isel-subregs.td
[SelectionDAG] Add instantiated OPC_EmitInteger and OPC_EmitStringInteger (#73241)
2023-11-27 11:08:28 +08:00
dag-pattern-crash-on-set.td
TableGen: Replace assertion with error for unexpected pattern inputs (#159687)
2025-09-19 03:57:50 +00:00
dag-subst.td
[TableGen] !subst on a dag should retain name of operator (#141195)
2025-05-23 12:03:56 -07:00
Dag.td
…
DAGDefaultOps.td
[SelectionDAG] Add space-optimized forms of OPC_EmitNode/OPC_MorphNodeTo (#73502)
2023-12-12 17:45:32 +08:00
def-multiple-operands.td
CodeGen: Make target overrides of PointerLikeRegClass mandatory (#159882)
2025-11-26 10:13:41 -05:00
defmclass.td
…
DefmInherit.td
…
DefmInsideMultiClass.td
…
defset-typeerror.td
…
defset.td
…
deftype.td
[TableGen] Support type aliases via new keyword deftype
2024-02-02 17:41:47 +08:00
defvar.td
…
detailed-records.td
…
DFAPacketizer.td
[TableGen] Add mapping from processor ID to resource index for packetizer (#158182)
2025-09-17 09:12:37 +08:00
directive1.td
[OpenMP] Introduce "loop sequence" as directive association (#168934)
2025-11-21 07:40:44 -06:00
directive2.td
[OpenMP] Introduce "loop sequence" as directive association (#168934)
2025-11-21 07:40:44 -06:00
directive3.td
[utils][TableGen] Implement clause aliases as alternative spellings (#141765)
2025-06-05 12:35:30 -05:00
dump.td
[TableGen] Resolve References at top level (#104578)
2024-08-19 21:05:39 +05:30
duplicate-include.inc
…
duplicate-include.td
…
DuplicateFieldValues.td
CodeGen: Make target overrides of PointerLikeRegClass mandatory (#159882)
2025-11-26 10:13:41 -05:00
DuplicateProcessorFeatures.td
[TableGen] Print a warning when a Processor contains duplicate Features / TuneFeatures (#137864)
2025-04-29 16:22:48 -07:00
empty-psets.td
…
empty.td
…
eq-unset.td
…
eq.td
…
eqbit.td
…
exists-error-non-string.td
…
exists-error-record.td
…
exists-error-uninitialized.td
…
exists.td
…
FastISelEmitter.td
…
field-access-initializers.td
…
FieldAccess.td
…
filter.td
…
find.td
…
foldl.td
…
foreach-eval.td
…
foreach-leak.td
…
foreach-multiclass.td
…
foreach-range-parse-errors0.td
…
foreach-range-parse-errors1.td
…
foreach-range-parse-errors2.td
…
foreach-range-parse-errors3.td
…
foreach-range-parse-errors4.td
…
foreach-range-parse-errors5.td
…
foreach-variable-range.td
…
foreach.td
…
ForeachList.td
…
ForeachLoop.td
…
ForwardRef.td
…
GeneralList.td
…
generic-tables-instruction.td
[TableGen][NFC] Factor early-out range check. (#123645)
2025-01-20 19:13:31 -06:00
generic-tables-return-range.td
[TableGen] Add support for emitting new function definition to return a range of results for Primary Key (#96174)
2024-07-11 10:54:31 -07:00
generic-tables.td
[TableGen][NFC] Factor early-out range check. (#123645)
2025-01-20 19:13:31 -06:00
GenTags.td
…
get-named-operand-idx.td
CodeGen: Make target overrides of PointerLikeRegClass mandatory (#159882)
2025-11-26 10:13:41 -05:00
get-operand-type-no-expand.td
CodeGen: Make target overrides of PointerLikeRegClass mandatory (#159882)
2025-11-26 10:13:41 -05:00
get-operand-type.td
CodeGen: Make target overrides of PointerLikeRegClass mandatory (#159882)
2025-11-26 10:13:41 -05:00
getsetop.td
[TableGen] Improve handling for dag op names (#149248)
2025-07-29 09:05:17 +02:00
HasNoUse.td
[DAG] Use SDValue for PatFrag checks (#137519)
2025-05-01 08:58:59 +01:00
HwModeBitSet.td
[TableGen] Split *GenRegisterInfo.inc. (#167700)
2025-11-14 16:30:51 +00:00
HwModeEncodeAPInt.td
[LLVM][MC][CodeEmitterGen] Reduce various InstBits table sizes (#156213)
2025-09-10 05:36:51 -07:00
HwModeEncodeDecode2.td
[TableGen][DecoderEmitter] Rework table construction/emission (#155889)
2025-09-20 01:58:53 +00:00
HwModeEncodeDecode3.td
[TableGen][DecoderEmitter] Rework table construction/emission (#155889)
2025-09-20 01:58:53 +00:00
HwModeEncodeDecode.td
[TableGen][DecoderEmitter] Rework table construction/emission (#155889)
2025-09-20 01:58:53 +00:00
HwModeSelect.td
[TableGen][CodeGen] Remove feature string from HwMode (#157600)
2025-09-10 12:39:47 +03:00
HwModeSubRegs.td
[TableGen] Split *GenRegisterInfo.inc. (#167700)
2025-11-14 16:30:51 +00:00
if-empty-list-arg.td
…
if-type.td
…
if-unresolved-cast.td
…
if.td
…
ifbit.td
…
ifstmt.td
…
Include.inc
…
Include.td
…
inhibit-pset.td
…
initialized.td
[llvm][TableGen] Add a !initialized predicate to allow testing for ? (#117964)
2024-12-17 20:34:35 -06:00
instances.td
[TableGen] Add !instances operator to get defined records (#129680)
2025-03-28 16:31:00 +08:00
IntBitInit.td
…
interleave.td
…
intrinsic-arginfo.td
[LLVM-Tablegen] Pretty Printing Arguments in LLVM Intrinsics (#162629)
2025-11-17 09:00:40 -08:00
intrinsic-attrs.td
[IntrinsicEmitter] Make AttributesMap PackedID type-adaptive (#158383)
2025-09-18 18:33:42 -07:00
intrinsic-duplicate-name.td
[LLVM][TableGen] Add error check for duplicate intrinsic names (#109226)
2024-09-19 05:21:00 -07:00
intrinsic-long-name.td
[TableGen] Refactor Intrinsics record (#106986)
2024-09-04 15:04:10 -07:00
intrinsic-manual-name.td
[LLVM][Intrinsics] Print note if manual name matches default name (#164716)
2025-10-23 12:00:03 -07:00
intrinsic-overload-conflict.td
[LLVM][TableGen] Refine overloaded intrinsic suffix check (#117957)
2024-12-03 13:33:15 -05:00
intrinsic-prefix-error.td
[TableGen] Add PrintError family overload that take a print function (#107333)
2024-09-07 05:13:54 -07:00
intrinsic-struct.td
[Intrinsic] Unify IIT_STRUCT{2-9} into ITT_STRUCT to support upto 257 return values
2025-09-26 13:35:44 -04:00
intrinsic-target-prefix-for-target-independent.td
[LLVM][TableGen] Check name conflicts between target dep and independent intrinsics (#109826)
2024-09-25 12:01:17 -07:00
intrinsic-varargs.td
[Intrinsic] Unify IIT_STRUCT{2-9} into ITT_STRUCT to support upto 257 return values
2025-09-26 13:35:44 -04:00
IntSpecialValues.td
…
invalid-macro-name-command-line.td
[LLVM] Change error messages to start with lower case (#113748)
2024-10-29 12:26:33 -07:00
invalid-type-cast-patfrags.td
[LLVM][TableGen] Support type casts of nodes with multiple results (#109728)
2024-10-01 11:17:00 +04:00
InvalidMCSchedClassDesc.td
[MC] Use StringTable to reduce dynamic relocations (#144202)
2025-06-25 05:23:11 -07:00
isa-non-primary.td
[tblgen] Fix behavior of !isa to prevent premature folding (#130442)
2025-03-18 20:05:37 -07:00
isa.td
…
JSON-check.py
…
JSON-locs.td
[TableGen] Include source location in JSON dump (#79028)
2024-01-24 17:07:20 +00:00
JSON.td
[TableGen] Include source location in JSON dump (#79028)
2024-01-24 17:07:20 +00:00
LazyChange.td
…
LetInsideMultiClasses.td
…
letUnknownValue.td
[llvm][TableGen] Fix misleading error for invalid use of let (#118616)
2024-12-09 13:21:46 +00:00
lisp.td
…
list-element-bitref.td
…
ListArgs.td
…
ListArgsSimple.td
…
listconcat.td
…
ListConversion.td
…
listflatten-error.td
[NFC] Fix line endings for OptionStrCmp.h and .td test files (#109806)
2024-09-24 12:24:17 -07:00
listflatten.td
[NFC] Fix line endings for OptionStrCmp.h and .td test files (#109806)
2024-09-24 12:24:17 -07:00
ListManip.td
…
ListOfList.td
…
listpaste.td
…
listremove.td
…
ListSlices-fail.td
…
ListSlices.td
…
listsplat.td
[TableGen] Diagnose negative !listsplat count (#163152)
2025-10-13 15:51:13 +01:00
lit.local.cfg
[AIX] Use internal lit shell for TableGen instead of a global setting (#113627)
2024-10-25 13:06:02 -04:00
LoLoL.td
…
MacroFusion.td
[TableGen][MacroFusion] Predicate if the first inst has the same register (#137778)
2025-05-13 19:05:42 +08:00
match.td
[TableGen] Add !match operator to do regex matching (#130759)
2025-03-13 12:13:09 +08:00
math.td
[TableGen] Validate the shift amount for !srl, !shl, and !sra operators. (#132492)
2025-08-21 22:41:36 -07:00
MissingOperandField.td
…
MixedCasedMnemonic.td
[TableGen] Minor cleanup in StringToOffsetTable (#147712)
2025-07-09 12:22:29 -07:00
MnemonicAlias.td
…
MultiClass-def-fail.td
…
MultiClass-defm-fail.td
…
MultiClass-defm.td
…
MultiClass.td
…
MultiClassDefName.td
…
MultiClassInherit.td
…
MultiPat.td
…
multiple-type-casts-patfrags.td
[LLVM][TableGen] Support type casts of nodes with multiple results (#109728)
2024-10-01 11:17:00 +04:00
name-resolution-consistency.td
…
named-arguments.td
…
nested_ifdef2.inc
…
nested_ifdef_main.td
…
nested_ifdef.inc
…
nested-comment.td
…
NestedForeach.td
…
nul-char.td
…
paste-reserved.td
…
Paste.td
…
PerWriteCycleCount.td
[TableGen] Add support for per-write cycle tunables (#125870)
2025-02-17 11:32:47 +00:00
pr8330.td
…
predicate-patfags.td
[TableGen] Directly use SDNode functions to implement HasOneUse and HasNoUse. NFC (#133976)
2025-04-01 22:14:17 -07:00
prep-diag1.td
[LLVM] Change error messages to start with lower case (#113748)
2024-10-29 12:26:33 -07:00
prep-diag2.td
[LLVM] Change error messages to start with lower case (#113748)
2024-10-29 12:26:33 -07:00
prep-diag3.td
[LLVM] Change error messages to start with lower case (#113748)
2024-10-29 12:26:33 -07:00
prep-diag4.td
[LLVM] Change error messages to start with lower case (#113748)
2024-10-29 12:26:33 -07:00
prep-diag5.td
…
prep-diag6.td
[LLVM] Change error messages to start with lower case (#113748)
2024-10-29 12:26:33 -07:00
prep-diag7.td
…
prep-diag8.td
[LLVM] Change error messages to start with lower case (#113748)
2024-10-29 12:26:33 -07:00
prep-diag9.td
[LLVM] Change error messages to start with lower case (#113748)
2024-10-29 12:26:33 -07:00
prep-diag10.td
[LLVM] Change error messages to start with lower case (#113748)
2024-10-29 12:26:33 -07:00
prep-diag11-include.inc
…
prep-diag11.td
[LLVM] Change error messages to start with lower case (#113748)
2024-10-29 12:26:33 -07:00
prep-diag12-include.inc
…
prep-diag12.td
[LLVM] Change error messages to start with lower case (#113748)
2024-10-29 12:26:33 -07:00
prep-diag13.td
[LLVM] Change error messages to start with lower case (#113748)
2024-10-29 12:26:33 -07:00
prep-diag14.td
[LLVM] Change error messages to start with lower case (#113748)
2024-10-29 12:26:33 -07:00
prep-ifndef-diag-1.td
[LLVM] Change error messages to start with lower case (#113748)
2024-10-29 12:26:33 -07:00
prep-ifndef-diag-2.td
[LLVM] Change error messages to start with lower case (#113748)
2024-10-29 12:26:33 -07:00
prep-ifndef.td
…
prep-region-include.inc
…
prep-region-processing.td
…
ProcessorUniqueNames.td
[TableGen] Rework error reporting for duplicate Feature/Processor (#102257)
2024-08-08 02:00:36 +03:00
pset-enum.td
…
pseudo-inst-expansion.td
…
range-lists.td
…
range-op-fail.td
…
range-op.td
…
rc-weight-override.td
…
ReadAdvanceInvalidWrite.td
[CodeGenSchedule] Don't allow invalid ReadAdvances to be formed (#82685)
2024-02-26 18:25:21 -08:00
RegBankFromRegClass.td
[GISel][TableGen] Generate getRegBankFromRegClass (#99896)
2024-07-25 09:41:55 -04:00
RegClassByHwMode.td
CodeGen: Make target overrides of PointerLikeRegClass mandatory (#159882)
2025-11-26 10:13:41 -05:00
RegisterBankEmitter.td
…
RegisterClass.td
…
RegisterClassCopyCost.td
CodeGen: Do not store RegisterClass copy costs as a signed value (#161786)
2025-10-04 00:10:02 +09:00
RegisterEncoder.td
[TableGen][CodeEmitter] Refactor addCodeToMergeInOperand (NFC) (#158674)
2025-09-16 16:04:08 +03:00
RegisterInfoEmitter-BaseClassOrder.td
…
RegisterInfoEmitter-inherit-properties.td
[TableGen] Inherit properties from the nearest allocatable superclass. (#127018)
2025-03-25 15:54:06 -05:00
RegisterInfoEmitter-regcost-list.td
…
RegisterInfoEmitter-regcost-tuple.td
…
RegisterInfoEmitter-regcost.td
…
RegisterInfoEmitter-tsflags.td
…
RelTest.td
…
repr.td
…
ResolveSchedClass.td
[TableGen][SchedModel] Introduce a new SchedPredicate that checks against SubtargetFeature (#161888)
2025-10-03 20:48:26 -07:00
riscv-target-def.td
[RISCV] Add mvendorid/marchid/mimpid to CPU definitions (#116202)
2024-11-22 22:58:54 +08:00
RuntimeLibcallEmitter-bad-system-library-entry-error.td
TableGen: Allow defining sets of runtime libraries (#144978)
2025-07-08 10:17:45 +09:00
RuntimeLibcallEmitter-calling-conv.td
RuntimeLibcalls: Split lowering decisions into LibcallLoweringInfo (#164987)
2025-11-05 17:10:36 +00:00
RuntimeLibcallEmitter-conflict-warning.td
RuntimeLibcalls: Split lowering decisions into LibcallLoweringInfo (#164987)
2025-11-05 17:10:36 +00:00
RuntimeLibcallEmitter-nested-predicates-error.td
TableGen: Allow defining sets of runtime libraries (#144978)
2025-07-08 10:17:45 +09:00
RuntimeLibcallEmitter.td
RuntimeLibcalls: Split lowering decisions into LibcallLoweringInfo (#164987)
2025-11-05 17:10:36 +00:00
SchedModelError.td
…
searchabletables-intrinsic.td
[TableGen] Eliminate static CodeGenIntrinsicMap in PatternParser (#107339)
2024-09-07 15:11:34 -07:00
self-reference-recursion.td
…
self-reference-typeerror.td
…
self-reference.td
…
SetTheory.td
…
SiblingForeach.td
…
simplify-patfrag.td
[TableGen] ShouldIgnore Pattern bit to disable DAG pattern imports during GISel (#88382)
2024-04-25 16:42:48 -04:00
size.td
…
Slice.td
…
spurious-semi.td
…
strconcat.td
…
string_ops.td
…
String.td
…
SubRegsAndAliases.td
[TableGen] Split *GenRegisterInfo.inc. (#167700)
2025-11-14 16:30:51 +00:00
subst2.td
…
subst.td
…
substr.td
…
SubtargetFeatureUniqueNames.td
[TableGen] Rework error reporting for duplicate Feature/Processor (#102257)
2024-08-08 02:00:36 +03:00
SuperSubclassSameName.td
…
target-mem-intrinsic-attrs.td
Extend MemoryEffects to Support Target-Specific Memory Locations (#148650)
2025-11-18 11:10:58 +00:00
target-specialized-pseudos.td
CodeGen: Make target overrides of PointerLikeRegClass mandatory (#159882)
2025-11-26 10:13:41 -05:00
TargetInstrInfo.td
…
TargetInstrSpec.td
…
TargetLibraryInfo.td
[Analysis] Move TargetLibraryInfo data to TableGen (#165009)
2025-11-19 16:05:00 -05:00
template-arg-dependency.td
…
template-args.td
[TableGen] Do not exit in template argument check (#121636)
2025-01-06 21:06:17 +01:00
TemplateArgRename.td
…
Tree.td
…
TreeNames.td
…
true-false.td
[TableGen] Avoid evaluating RHS of a BinOp until short-circuit is complete (#144021)
2025-06-13 10:36:09 -07:00
TwoLevelName.td
…
UnsetBitInit.td
…
unsetop.td
[TableGen] Improve handling for dag op names (#149248)
2025-07-29 09:05:17 +02:00
unterminated-c-comment-include.inc
…
unterminated-c-comment.td
[LLVM] Change error messages to start with lower case (#113748)
2024-10-29 12:26:33 -07:00
unterminated-code-block-include.inc
…
unterminated-code-block.td
[LLVM] Change error messages to start with lower case (#113748)
2024-10-29 12:26:33 -07:00
UnterminatedComment.td
…
usevalname.td
[TableGen] Add missing $ before the dag operator name (#140969)
2025-05-22 16:21:19 -07:00
ValidIdentifiers.td
…
ValueTypeByHwModeMissingRegInfo.td
[TableGen] Change a reachable assert to a fatal error
2025-11-24 18:55:10 -08:00
VarLenEncoder.td
[NFC][TableGen] Create valid Dag in VarLenCodeEmitter (#140283)
2025-05-19 12:27:18 -07:00
VarLenEncoderHwModes.td
[TableGen][CodeGen] Remove feature string from HwMode (#157600)
2025-09-10 12:39:47 +03:00
warn-unused-template-arg.td
…
x86-fold-tables.inc
[X86] Standardize (V)AESKEYGENASSIST instruction naming (#158046)
2025-09-11 13:34:03 +01:00
x86-fold-tables.td
[TableGen] Handle Windows line endings in x86-fold-tables.td test (#112997)
2024-10-21 09:58:59 -07:00
x86-instr-mapping.inc
[X86] Remove AMX-TRANSPOSE (#165556)
2025-10-31 12:50:21 +01:00
x86-instr-mapping.td
Test added for x86-instr-mapping (#115170)
2024-11-07 19:09:21 +08:00