shylie/llvm-project
1
0
Fork 0
Code Issues Pull Requests Actions 6 Packages Projects Releases Wiki Activity
llvm-project/llvm/test/CodeGen
History
Evandro Menezes ed73a78924 [RISCV] Define the vand, vor and vxor RVV intrinsics 
Define the `vand`, `vor` and `vxor` IR intrinsics for the respective V instructions.

Authored-by: Roger Ferrer Ibanez <rofirrim@gmail.com>
Co-Authored-by: Evandro Menezes <evandro.menezes@sifive.com>

Differential Revision: https://reviews.llvm.org/D93574
2020-12-21 16:20:26 -06:00
..
AArch64
[AArch64] Fix Copy Elemination for negative values
2020-12-18 13:30:46 +00:00
AMDGPU
MCContext::reportError: don't call report_fatal_error
2020-12-20 23:23:12 -08:00
ARC
…
ARM
[ARM] harden-sls-blr: avoid r12 and lr in indirect calls.
2020-12-19 12:39:59 +00:00
AVR
[AVR] Optimize the 16-bit NEGW pseudo instruction
2020-11-17 17:51:58 +08:00
BPF
[BPF] support atomic instructions
2020-12-03 07:38:00 -08:00
Generic
[Debugify] Support checking Machine IR debug info
2020-12-16 22:17:25 -08:00
Hexagon
[Hexagon] Rename test case, NFC
2020-12-15 19:05:31 -06:00
Inputs
…
Lanai
…
Mips
Revert "[FastISel] Flush local value map on ever instruction" and dependent patches
2020-12-01 14:26:23 -08:00
MIR
[YAML] Use correct source location for unknown key errors.
2020-12-11 16:34:06 +00:00
MSP430
OpaquePtr: Bulk update tests to use typed sret
2020-11-20 17:58:26 -05:00
NVPTX
OpaquePtr: Bulk update tests to use typed byval
2020-11-20 14:00:46 -05:00
PowerPC
Migrate MCContext::createTempSymbol call sites to AlwaysAddSuffix=true
2020-12-21 14:04:13 -08:00
RISCV
[RISCV] Define the vand, vor and vxor RVV intrinsics
2020-12-21 16:20:26 -06:00
SPARC
OpaquePtr: Bulk update tests to use typed sret
2020-11-20 17:58:26 -05:00
SystemZ
[SystemZ] Improve handling of backchain offset.
2020-12-14 12:39:38 -06:00
Thumb
OpaquePtr: Update more tests to use typed sret
2020-11-20 20:08:43 -05:00
Thumb2
[ARM] Extra vecreduce tests with smaller than legal types. NFC
2020-12-20 21:20:39 +00:00
VE
[VE] Correct VMP allocation in calling conv
2020-12-21 22:42:24 +09:00
WebAssembly
[WebAssembly] Fix code generated for atomic operations in PIC mode
2020-12-08 18:41:32 -08:00
WinCFGuard
[CFGuard] Add address-taken IAT tables and delay-load support
2020-11-17 18:24:45 -08:00
WinEH
…
X86
[Statepoints] Disable VReg lowering for values used on exception path of invoke.
2020-12-21 20:27:05 +07:00
XCore
MCContext::reportError: don't call report_fatal_error
2020-12-20 23:23:12 -08:00