shylie/llvm-project
1
0
Fork 0
Code Issues Pull Requests Actions 6 Packages Projects Releases Wiki Activity
llvm-project/llvm/test/CodeGen
History
Simon Pilgrim f6cdcb0a5a [X86][SSE] Add bitselect tests where the mask is a broadcasted scalar 
Shows issue that the IsNot() test can't see through shuffles/broadcasts
2020-04-30 14:45:21 +01:00
..
AArch64
[AArch64][SVE] Custom lowering of floating-point reductions
2020-04-30 10:18:40 +00:00
AMDGPU
[AMDGPU] Adapt GCNRegBankReassign for 16 bit subregs
2020-04-28 16:16:04 -07:00
ARC
…
ARM
[BPI][NFC] Reuse post dominantor tree from analysis manager when available
2020-04-30 11:31:03 +07:00
AVR
[AVR] Do not place functions in .progmem.data
2020-04-20 13:56:38 +02:00
BPF
BPF: fix a CORE optimization bug
2020-04-20 19:54:51 -07:00
Generic
[MachineDebugify] Insert synthetic DBG_VALUE instructions
2020-04-22 17:03:39 -07:00
Hexagon
Handle part-word LL/SC in atomic expansion pass
2020-04-28 10:07:39 -05:00
Inputs
…
Lanai
Revert "Revert "Reland "[Support] make report_fatal_error abort instead of exit"""
2020-02-13 10:16:06 -08:00
Mips
[AsmPrinter] Fix emission of non-standard integer constants for BE targets
2020-04-27 14:57:29 -07:00
MIR
[AMDGPU] Avoid hard-coded line numbers in error message checks
2020-04-23 21:06:09 +01:00
MSP430
…
NVPTX
[llvm] Fix missing FileCheck directive colons
2020-04-06 09:59:08 -06:00
PowerPC
[PowerPC-QPX] add more test for QPX madd/msub operands order - NFC
2020-04-29 01:17:14 -04:00
RISCV
[RISCV][AsmParser] Implement .option (no)pic
2020-04-17 12:08:30 +00:00
SPARC
[Sparc] Fix incorrect operand for matching CMPri pattern
2020-03-02 11:36:32 +08:00
SystemZ
[SystemZ] Fix test case.
2020-04-28 09:43:03 +02:00
Thumb
[ARM] Don't shrink STM if it would cause an unknown base register store
2020-04-22 14:50:42 +01:00
Thumb2
[ARM] Always replace FP16 bitcasts with VMOVhr or VMOVrh
2020-04-28 16:12:53 +01:00
VE
[VE] Update branch instructions
2020-04-28 09:41:01 +02:00
WebAssembly
[WebAssembly] Add int32 DW_OP_WASM_location variant
2020-04-16 16:32:17 -07:00
WinCFGuard
…
WinEH
…
X86
[X86][SSE] Add bitselect tests where the mask is a broadcasted scalar
2020-04-30 14:45:21 +01:00
XCore
[XCore] Add instruction pattern for bitrev
2020-02-21 09:28:49 +08:00