shylie/llvm-project
1
0
Fork 0
Code Issues Pull Requests Actions 6 Packages Projects Releases Wiki Activity
llvm-project/mlir/test/Integration/Dialect/Async/CPU
History
Eugene Zhulenev 68a7c001ad [mlir] Improve async parallel for tests + fix typos 
Do load and store to verify that we process each element of the iteration space once.

Reviewed By: cota

Differential Revision: https://reviews.llvm.org/D115152
2021-12-06 13:27:54 -08:00
..
lit.local.cfg
…
microbench-linalg-async-parallel-for.mlir
[mlir] Move min/max ops from Std to Arith.
2021-11-15 13:19:17 +01:00
microbench-scf-async-parallel-for.mlir
[mlir] Move min/max ops from Std to Arith.
2021-11-15 13:19:17 +01:00
test-async-parallel-for-1d.mlir
[mlir] Improve async parallel for tests + fix typos
2021-12-06 13:27:54 -08:00
test-async-parallel-for-2d.mlir
[mlir] Improve async parallel for tests + fix typos
2021-12-06 13:27:54 -08:00