11 lines
168 B
Systemverilog
Raw Normal View History

2024-10-06 00:18:41 -04:00
module multiplier
(
input wire clk,
2024-10-09 15:18:36 -04:00
input wire signed [15:0] a,
input wire signed [15:0] b,
output wire signed [31:0] product
2024-10-06 00:18:41 -04:00
);
2024-10-09 15:18:36 -04:00
assign product = a * b;
2024-10-06 00:18:41 -04:00
endmodule