mirror/glm
1
0
Fork 0
mirror of https://github.com/g-truc/glm.git synced 2024-11-22 17:04:35 +00:00
Code Issues Packages Projects Releases Wiki Activity
4,680 Commits 81 Branches 74 Tags 83 MiB
7f2a5b89b3
Commit Graph

590 Commits

Author SHA1 Message Date
Laurent Caumont
7f2a5b89b3 Simd improvement 
- Add simd aligned_vec3 (and sse aligned_dvec3 - 2 x xmm)
- Fast packed_vec3 <=> aligned_vec3 and packed_vec4 <=> aligned_vec4 conversion
- Fast aligned_vec3 <=> aligned_vec4 conversion
- Optimized aligned_mat x aligned_mat and aligned_mat x aligned_vec
- Inverse aligned_mat3 simd version (actually slower than ssid on my computer even it has 30% less instruction ?)
 2024-02-08 20:35:21 +01:00
Christophe
88a6ed6ee1 Visual C++: Enables /Wall 2024-02-08 15:15:31 +01:00
Christophe
f86092a658
Remove disabled warnings (#1213) 
* Remove disabled warnings
 2024-01-20 10:11:13 +01:00
Christophe
a40974fb86
Test multiple platforms to test multiple compiler versions (#1199) 2023-12-28 16:50:25 +01:00
Christophe
cf69137d6d quaternion: Revert #1069 2023-12-22 11:50:46 +01:00
Christophe
66991e59aa Fix bitCount test version 2023-12-21 10:17:16 +01:00
Christophe
641bb363a7 gni 2023-12-20 22:33:20 +01:00
Christophe
edecbf1c59 Revert "Add support for non aligned SIMD for vec4" 
This reverts commit 4e01e940de.
 2023-12-20 22:33:20 +01:00
Laurent Caumont
1b0f61e285 Add support for non aligned SIMD for vec4 
It is used as default configuration for Visual Studio 64 bits compilation (needs Language Extension).
code changes:
- add new qualifiers:
  unaligned_simd_highp
  unaligned_simd_mediump
  unaligned_simd_lowp
- add use_simd and replace is_aligned
(code for ARM NEON is added but not tested)
 2023-11-08 09:30:26 +01:00
olga
97e09aa304 Fix round test 
Depending on the developer environment, the output of round for o.5 or -0.5 may be different (according to the GLSL spec). So the test was too restrictive.
 2023-01-13 14:08:46 +01:00
arikanli
0f318f63af feat: add shearing matrix operation on matrix_transfom 2022-01-20 21:27:30 +08:00
Gaoyang Zhang
de7c83f1b6 Update test for GLM_FORCE_QUAT_DATA_XYZW 
Signed-off-by: Gaoyang Zhang <gy@blurgy.xyz>
 2021-05-06 14:12:41 +08:00
Gaoyang Zhang
43b81f49fc Revert "Fix test due to change of default constructor of qua" 
This reverts commit e800c41c0a.
 2021-05-06 14:12:16 +08:00
Gaoyang Zhang
e800c41c0a Fix test due to change of default constructor of qua 
Signed-off-by: Gaoyang Zhang <gy@blurgy.xyz>
 2021-05-03 00:32:17 +08:00
christophe-lunarg
9dca1667fe Merge branch 'master' of github.com:g-truc/glm 2020-12-09 21:44:11 +01:00
christophe-lunarg
bec41ffe51 Fix AVX2 detection 2020-12-09 21:43:38 +01:00
Christophe
561fbbd94c Added *GLM_EXT_matrix_integer* with tests 2020-11-30 18:10:55 +01:00
Christophe
2593c9c8b3 Added GLM_EXT_scalar_reciprocal and GLM_EXT_vector_reciprocal with tests 2020-11-23 15:33:36 +01:00
Christophe Riccio
028b303a65 Fixed CXX tests 2020-01-05 21:14:53 +01:00
Christophe Riccio
79b5197e5d Fixed CXX tests 2020-01-05 21:12:11 +01:00
Christophe Riccio
a68949eba4 Fixed force cxx version tests 2020-01-05 21:09:37 +01:00
Christophe Riccio
2d8ccef1af Tentative fix of GLM_FORCE_QUAT_DATA_WXYZ on Clang with tests 2020-01-05 21:07:42 +01:00
Christophe Riccio
3ee3659adb Added force defines tests 2020-01-05 20:57:20 +01:00
Christophe Riccio
85e491b30c Tentative fix of GLM_FORCE_QUAT_DATA_WXYZ on Clang with tests 2020-01-05 20:41:51 +01:00
tnixeu
49d89a0009 uses all variables in test 2019-10-26 14:58:56 +02:00
Christophe Riccio
61b2a73e21 Fixed missing std:: namespace #898 2019-09-07 13:41:08 +02:00
Christophe Riccio
13d2cea73f Added 2019-04-04 14:01:05 +02:00
Christophe Riccio
229b762c31 Added Visual C++ 2019 detection 2019-04-04 12:24:02 +02:00
Khem Raj
1150952697 glm: Remove redundant double semi-colons 
Make clang happy
/glm/gtc/../ext/../detail/../simd/common.h:106:45: error: empty expression statement has no effect; remove unnecessary ';' to silence this warning [-Werror,-Wextra-semi-stmt]
|         glm_vec4 const or0 = _mm_or_ps(and0, and1);;
|                                                    ^
| 1 error generated.

Signed-off-by: Khem Raj <raj.khem@gmail.com>
 2019-03-01 11:13:28 -08:00
Florian Penzkofer
d0ae3f966e Fix bitfieldInsert according to GLSL spec 
"bitfieldInsert inserts the bits least significant bits of insert into base at offset offset..."
 2018-10-04 17:23:44 -05:00
Christophe Riccio
abff0a39ac Fixed build 2018-10-01 11:23:26 +02:00
Christophe Riccio
3d26f49775 Added GLM_FORCE_ALIGNED_GENTYPES to enable aligned types and SIMD instruction are not enabled. This disable constexpr #816 2018-09-30 21:52:09 +02:00
Christophe Riccio
76683aa287 Added vector ulp functions 2018-09-26 18:27:55 +02:00
Christophe Riccio
9c8a348e21 Clean up test 2018-09-14 11:21:30 +02:00
Christophe Riccio
fe83040cbd Fixed default initialization with vector and quaternion types using GLM_FORCE_CTOR_INIT #812 2018-09-10 15:45:01 +02:00
Christophe Riccio
c334499931 Fixed Clang 3.6 build 2018-08-31 18:49:53 +02:00
Christophe Riccio
d479d5bf35 Tentative fix Travis 2018-08-31 00:20:05 +02:00
Christophe Riccio
7c445ee93d Clean up GLM_FORCE_DEFAULT_ALIGNED_GENTYPES 2018-08-27 23:25:00 +02:00
Christophe Riccio
f56011fb20 Fixed aligned test on compilers that doesn't support it 2018-08-27 22:11:17 +02:00
Christophe Riccio
87f9f3bd78 Added manual documentation for GLM_FORCE_DEFAULT_ALIGNED_GENTYPES 2018-08-27 21:33:55 +02:00
Christophe Riccio
0fdf6a3f3a Fixed unknown target 2018-08-22 22:03:54 +02:00
Christophe Riccio
de4dbc5662 Improved disabling auto detection 2018-08-22 21:43:32 +02:00
Christophe Riccio
b1c2cc64fd Added platform unknown test 2018-08-22 21:21:00 +02:00
Christophe Riccio
f84216c735 Clean up messages 2018-08-19 14:35:30 +02:00
Christophe Riccio
133b1f9223 Added SIMD tests 2018-08-19 11:24:56 +02:00
Christophe Riccio
683a0f6119 Fixed warnings 2018-08-18 17:15:27 +02:00
Groove
e19734f6fc Added SIMD perf tests 2018-08-18 16:12:26 +02:00
Groove
77d3914f91 Fixed warnings 2018-08-18 11:40:43 +02:00
Christophe Riccio
bb98016c33 Fixed VC warning 2018-08-17 00:23:07 +02:00
Christophe Riccio
597ac53f20 Fixed SIMD build 2018-08-16 23:18:13 +02:00