Pierre van Houtryve aa9f8596b0

[AMDGPU] Add flag to prevent reruns of LowerModuleLDS (#129520) ...

FullLTO has to run this early before module splitting occurs otherwise
module splitting won't work as expected. There was a targeted fix for
fortran on another branch that disables the LTO run but that'd break
full LTO module splitting entirely.

Test changes are due to metadata indexes shifting.

See #122891

2025-05-15 09:54:21 +02:00

..

AsmParser

[AMDGPU][NFC] Remove _DEFERRED operands. (#139123)

2025-05-09 10:10:53 +01:00

Disassembler

[AMDGPU][NFC] Remove _DEFERRED operands. (#139123)

2025-05-09 10:10:53 +01:00

MCA

[AMDGPU] Classify FLAT instructions as VMEM (#137148)

2025-05-07 09:20:52 +02:00

MCTargetDesc

[AMDGPU][NFC] Remove _DEFERRED operands. (#139123)

2025-05-09 10:10:53 +01:00

TargetInfo

…

Utils

[AMDGPU] Use std::optional::value_or (NFC) (#140006)

2025-05-14 23:50:13 -07:00

AMDGPU.h

[AMDGPU] Move kernarg preload logic to separate pass (#130434)

2025-05-11 21:18:11 -07:00

AMDGPU.td

[AMDGPU][NFC] Remove duplicate features in gfx908/909/90a (#137902)

2025-04-29 17:52:35 -07:00

AMDGPUAliasAnalysis.cpp

[NFC][LLVM][AMDGPU] Cleanup pass initialization for AMDGPU (#134410)

2025-04-07 17:27:50 -07:00

AMDGPUAliasAnalysis.h

…

AMDGPUAlwaysInlinePass.cpp

[NFC][AMDGPU] Replace direct arch comparison with isAMDGCN() (#131357)

2025-03-14 14:21:44 -04:00

AMDGPUAnnotateKernelFeatures.cpp

[AMDGPU] Remove the AnnotateKernelFeatures pass (#130198)

2025-04-15 15:17:33 -07:00

AMDGPUAnnotateUniformValues.cpp

[AMDGPU] Preserve all analyses if nothing changed (#117994)

2024-11-28 14:33:05 +00:00

AMDGPUArgumentUsageInfo.cpp

[AMDGPU] Remove unused includes (NFC) (#116154)

2024-11-13 21:10:03 -08:00

AMDGPUArgumentUsageInfo.h

[AMDGPU] Add backward compatibility layer for kernarg preloading (#119167)

2025-01-10 11:39:02 -08:00

AMDGPUAsanInstrumentation.cpp

[IRBuilder] Add new overload for CreateIntrinsic (#131942)

2025-03-31 08:10:34 -07:00

AMDGPUAsanInstrumentation.h

[AMDGPU] Update instrumentAddress method to support aligned size and unusual size accesses. (#104804)

2024-08-21 10:31:42 +05:30

AMDGPUAsmPrinter.cpp

Register assembly printer passes (#138348)

2025-05-06 18:01:17 -07:00

AMDGPUAsmPrinter.h

Register assembly printer passes (#138348)

2025-05-06 18:01:17 -07:00

AMDGPUAtomicOptimizer.cpp

[IRBuilder] Add new overload for CreateIntrinsic (#131942)

2025-03-31 08:10:34 -07:00

AMDGPUAttributes.def

Reapply "[AMDGPU] Infer amdgpu-no-flat-scratch-init attribute in AMDGPUAttributor (#94647)" (#118907)

2024-12-09 16:44:48 -08:00

AMDGPUAttributor.cpp

[AMDGPU] Move kernarg preload logic to separate pass (#130434)

2025-05-11 21:18:11 -07:00

AMDGPUCallingConv.td

[AMDGPU] Change SGPR layout to striped caller/callee saved (#127353)

2025-03-08 09:28:20 -05:00

AMDGPUCallLowering.cpp

[Target] Remove unused local variables (NFC) (#138443)

2025-05-04 07:56:38 -07:00

AMDGPUCallLowering.h

…

AMDGPUCodeGenPrepare.cpp

[IRBuilder] Add versions of createInsertVector/createExtractVector that take a uint64_t index. (#138324)

2025-05-02 16:10:18 -07:00

AMDGPUCombine.td

[AMDGPU] Canonicalize G_ZEXT of the shift amount in RegBankCombiner (#131792)

2025-05-14 10:48:51 +02:00

AMDGPUCombinerHelper.cpp

[GlobalISel][NFC] Rename GISelKnownBits to GISelValueTracking (#133466)

2025-03-29 11:51:29 +01:00

AMDGPUCombinerHelper.h

[GlobalISel][NFC] Rename GISelKnownBits to GISelValueTracking (#133466)

2025-03-29 11:51:29 +01:00

AMDGPUCtorDtorLowering.cpp

AMDGPU: Add instruction flags when lowering ctor/dtor (#111652)

2024-10-09 18:03:35 +04:00

AMDGPUCtorDtorLowering.h

…

AMDGPUExportClustering.cpp

[NFC][LLVM][AMDGPU] Cleanup pass initialization for AMDGPU (#134410)

2025-04-07 17:27:50 -07:00

AMDGPUExportClustering.h

…

AMDGPUExportKernelRuntimeHandles.cpp

AMDGPU: Move enqueued block handling into clang (#128519)

2025-03-10 19:54:04 +07:00

AMDGPUExportKernelRuntimeHandles.h

AMDGPU: Move enqueued block handling into clang (#128519)

2025-03-10 19:54:04 +07:00

AMDGPUFeatures.td

AMDGPU: Increase the LDS size to support to 160 KB for gfx950 (#116309)

2024-11-18 10:48:56 -08:00

AMDGPUFrameLowering.cpp

…

AMDGPUFrameLowering.h

…

AMDGPUGenRegisterBankInfo.def

…

AMDGPUGISel.td

AMDGPU: Add v_permlane16_swap_b32 and v_permlane32_swap_b32 for gfx950 (#117260)

2024-11-22 20:12:50 -08:00

AMDGPUGlobalISelDivergenceLowering.cpp

[NFC][LLVM][AMDGPU] Cleanup pass initialization for AMDGPU (#134410)

2025-04-07 17:27:50 -07:00

AMDGPUGlobalISelUtils.cpp

[GlobalISel][NFC] Rename GISelKnownBits to GISelValueTracking (#133466)

2025-03-29 11:51:29 +01:00

AMDGPUGlobalISelUtils.h

[GlobalISel][NFC] Rename GISelKnownBits to GISelValueTracking (#133466)

2025-03-29 11:51:29 +01:00

AMDGPUHSAMetadataStreamer.cpp

AMDGPU: Move enqueued block handling into clang (#128519)

2025-03-10 19:54:04 +07:00

AMDGPUHSAMetadataStreamer.h

AMDGPU: Move enqueued block handling into clang (#128519)

2025-03-10 19:54:04 +07:00

AMDGPUIGroupLP.cpp

[AMDGPU] Classify FLAT instructions as VMEM (#137148)

2025-05-07 09:20:52 +02:00

AMDGPUIGroupLP.h

…

AMDGPUImageIntrinsicOptimizer.cpp

[AMDGPU] Change placeholder from undef to poison (#130853)

2025-03-12 12:52:38 +00:00

AMDGPUInsertDelayAlu.cpp

[llvm] Use *Set::insert_range (NFC) (#132509)

2025-03-22 08:07:33 -07:00

AMDGPUInstCombineIntrinsic.cpp

[AMDGPU] Hoist readlane/readfirstlane through unary/binary operands (#129037)

2025-05-13 12:00:49 +02:00

AMDGPUInstrInfo.cpp

[AMDGPU] Use variadic isa<>. NFC. (#137016)

2025-04-24 08:19:09 +01:00

AMDGPUInstrInfo.h

…

AMDGPUInstrInfo.td

[AMDGPU] Dynamic VGPR support for llvm.amdgcn.cs.chain (#130094)

2025-03-20 08:38:04 +01:00

AMDGPUInstructions.td

[Targets] Migrate from atomic_load_8/16/32/64 to atomic_load_nonext_8/16/32/64. NFC (#137428)

2025-04-28 09:26:34 -07:00

AMDGPUInstructionSelector.cpp

AMDGPU: Fix -Wextra (#138539)

2025-05-05 20:02:39 +02:00

AMDGPUInstructionSelector.h

Revert "[AMDGPU] Implement vop3p complex pattern optmization for gisel" (#136249)

2025-04-17 23:45:30 -04:00

AMDGPUISelDAGToDAG.cpp

[AMDGPU][True16][CodeGen] optimize codegen for mad-mix in true16 (#124995)

2025-05-05 23:08:03 -04:00

AMDGPUISelDAGToDAG.h

[AMDGPU] Add intrinsics and MIs for ds_bvh_stack_* (#130007)

2025-03-17 09:13:20 +01:00

AMDGPUISelLowering.cpp

AMDGPU: Use poison instead of undef in more lowerings (#139208)

2025-05-09 18:18:11 +02:00

AMDGPUISelLowering.h

AMDGPU][True16][CodeGen] FP_Round f64 to f16 in true16 (#128911)

2025-05-08 13:30:09 -04:00

AMDGPULateCodeGenPrepare.cpp

[llvm] Use llvm::find_if (NFC) (#139654)

2025-05-12 22:58:30 -07:00

AMDGPULegalizerInfo.cpp

[GlobalISel][AMDGPU] Fix handling of v2i128 type for AND, OR, XOR (#138574)

2025-05-08 19:31:28 +02:00

AMDGPULegalizerInfo.h

[AMDGPU] Support image_bvh8_intersect_ray instruction and intrinsic. (#130041)

2025-03-19 16:08:08 +01:00

AMDGPULibCalls.cpp

AMDGPU: Disable sincos fold for constant inputs (#134579)

2025-04-07 15:20:23 +07:00

AMDGPULibFunc.cpp

[AMDGPU] Provide default value in get intrinsic param type (#122448)

2025-01-10 15:29:42 +01:00

AMDGPULibFunc.h

AMDGPU: Verify function type matches when matching libcalls (#119043)

2024-12-16 15:01:48 +09:00

AMDGPULowerBufferFatPointers.cpp

Reland [llvm] Add support for llvm IR atomicrmw fminimum/fmaximum instructions (#137701)

2025-04-30 22:06:37 +01:00

AMDGPULowerKernelArguments.cpp

[AMDGPU] Move kernarg preload logic to separate pass (#130434)

2025-05-11 21:18:11 -07:00

AMDGPULowerKernelAttributes.cpp

[AMDGPU] Add a new function getIntegerPairAttribute (#133271)

2025-03-27 15:38:54 -04:00

AMDGPULowerModuleLDSPass.cpp

[AMDGPU] Add flag to prevent reruns of LowerModuleLDS (#129520)

2025-05-15 09:54:21 +02:00

AMDGPUMachineFunction.cpp

[AMDGPU] Remove unused includes (NFC) (#116154)

2024-11-13 21:10:03 -08:00

AMDGPUMachineFunction.h

Reland "[amdgpu] Add llvm.amdgcn.init.whole.wave intrinsic" (#108512)

2024-09-13 11:54:30 +02:00

AMDGPUMachineModuleInfo.cpp

[NFC][LLVM][AMDGPU] Cleanup pass initialization for AMDGPU (#134410)

2025-04-07 17:27:50 -07:00

AMDGPUMachineModuleInfo.h

…

AMDGPUMacroFusion.cpp

…

AMDGPUMacroFusion.h

[CodeGen] Move MISched target hooks into TargetMachine (#125700)

2025-02-05 11:41:37 +05:30

AMDGPUMarkLastScratchLoad.cpp

[NFC][LLVM][AMDGPU] Cleanup pass initialization for AMDGPU (#134410)

2025-04-07 17:27:50 -07:00

AMDGPUMCInstLower.cpp

Reland [AMDGPU] Support block load/store for CSR #130013 (#137169)

2025-04-25 11:29:27 +02:00

AMDGPUMCInstLower.h

[AMDGPU][True16][CodeGen] reopen "FLAT_load using D16 pseudo instruction" (#127673)

2025-02-18 18:16:23 -05:00

AMDGPUMCResourceInfo.cpp

[AMDGPU] Debug dump for AMDGPU resource usage (#122952)

2025-03-04 18:15:33 +00:00

AMDGPUMCResourceInfo.h

[AMDGPU] Change scope of resource usage info symbols (#114810)

2025-01-21 13:10:06 +00:00

AMDGPUMemoryUtils.cpp

[AMDGPU] Remove unused s_barrier_{init,join,leave} instructions (#129548)

2025-03-04 17:52:43 +01:00

AMDGPUMemoryUtils.h

[AMDGPU] modify named barrier builtins and intrinsics (#114550)

2024-11-06 10:37:22 -08:00

AMDGPUMIRFormatter.cpp

[AMDGPU] Remove unused includes (NFC) (#116154)

2024-11-13 21:10:03 -08:00

AMDGPUMIRFormatter.h

…

AMDGPUPassRegistry.def

[AMDGPU] Move kernarg preload logic to separate pass (#130434)

2025-05-11 21:18:11 -07:00

AMDGPUPerfHintAnalysis.cpp

[AMDGPU] Qualify auto. NFC. (#110878)

2024-10-03 13:07:54 +01:00

AMDGPUPerfHintAnalysis.h

NewPM/AMDGPU: Port AMDGPUPerfHintAnalysis to new pass manager (#102645)

2024-08-11 15:11:10 +04:00

AMDGPUPostLegalizerCombiner.cpp

[GlobalISel] Add a GISelValueTracker printing pass (#139687)

2025-05-14 11:05:04 +01:00

AMDGPUPredicateControl.td

…

AMDGPUPreLegalizerCombiner.cpp

[GlobalISel] Add a GISelValueTracker printing pass (#139687)

2025-05-14 11:05:04 +01:00

AMDGPUPreloadKernArgProlog.cpp

[AMDGPU][NPM] Cleanup AMDGPUPassRegistry.def (#130071)

2025-04-17 10:08:22 +05:30

AMDGPUPreloadKernArgProlog.h

[AMDGPU] Add backward compatibility layer for kernarg preloading (#119167)

2025-01-10 11:39:02 -08:00

AMDGPUPreloadKernelArguments.cpp

[llvm] Use llvm::find_if (NFC) (#139654)

2025-05-12 22:58:30 -07:00

AMDGPUPrintfRuntimeBinding.cpp

[NFC][LLVM][AMDGPU] Cleanup pass initialization for AMDGPU (#134410)

2025-04-07 17:27:50 -07:00

AMDGPUPromoteAlloca.cpp

[AMDGPU] Max. WG size-induced occupancy limits max. waves/EU (#137807)

2025-05-01 13:22:23 +02:00

AMDGPUPromoteKernelArguments.cpp

[AMDGPU] Move AMDGPUMemoryUtils out of Utils. NFC. (#104930)

2024-08-20 16:15:46 +01:00

AMDGPUPTNote.h

…

AMDGPURegBankCombiner.cpp

[GlobalISel] Add a GISelValueTracker printing pass (#139687)

2025-05-14 11:05:04 +01:00

AMDGPURegBankLegalize.cpp

[NFC][LLVM][AMDGPU] Cleanup pass initialization for AMDGPU (#134410)

2025-04-07 17:27:50 -07:00

AMDGPURegBankLegalizeHelper.cpp

AMDGPU/GlobalISel: Update divergence lowering tests (#128702)

2025-03-12 11:26:52 +01:00

AMDGPURegBankLegalizeHelper.h

AMDGPU/GlobalISel: RegBankLegalize rules for load (#112882)

2025-01-24 12:36:41 +01:00

AMDGPURegBankLegalizeRules.cpp

AMDGPU/GlobalISel: Update divergence lowering tests (#128702)

2025-03-12 11:26:52 +01:00

AMDGPURegBankLegalizeRules.h

AMDGPU/GlobalISel: Update divergence lowering tests (#128702)

2025-03-12 11:26:52 +01:00

AMDGPURegBankSelect.cpp

[NFC][LLVM][AMDGPU] Cleanup pass initialization for AMDGPU (#134410)

2025-04-07 17:27:50 -07:00

AMDGPURegisterBankInfo.cpp

[AMDGPU] Support arbitrary types in amdgcn.dead (#134841)

2025-05-05 14:08:00 +02:00

AMDGPURegisterBankInfo.h

…

AMDGPURegisterBanks.td

[AMDGPU][True16][CodeGen] uaddsat/usubsat true16 selection in gisel (#128233)

2025-02-25 17:09:34 -05:00

AMDGPURemoveIncompatibleFunctions.cpp

[AMDGPU][NewPM] Port AMDGPURemoveIncompatibleFunctions to NPM (#122261)

2025-01-13 10:11:40 +05:30

AMDGPURemoveIncompatibleFunctions.h

[AMDGPU][NewPM] Port AMDGPURemoveIncompatibleFunctions to NPM (#122261)

2025-01-13 10:11:40 +05:30

AMDGPUReserveWWMRegs.cpp

[NFC][LLVM][AMDGPU] Cleanup pass initialization for AMDGPU (#134410)

2025-04-07 17:27:50 -07:00

AMDGPUReserveWWMRegs.h

[AMDGPU][NewPM] Port AMDGPUReserveWWMRegs to NPM (#123722)

2025-03-10 17:36:35 +05:30

AMDGPUResourceUsageAnalysis.cpp

[AMDGPU] Remove unused includes (NFC) (#116154)

2024-11-13 21:10:03 -08:00

AMDGPUResourceUsageAnalysis.h

[AMDGPU] Convert AMDGPUResourceUsageAnalysis pass from Module to MF pass (#102913)

2024-09-30 11:43:34 +01:00

AMDGPURewriteOutArguments.cpp

[AMDGPU] Construct SmallVector with iterator ranges (NFC) (#136415)

2025-04-19 09:09:41 -07:00

AMDGPURewriteUndefForPHI.cpp

[NFC][LLVM][AMDGPU] Cleanup pass initialization for AMDGPU (#134410)

2025-04-07 17:27:50 -07:00

AMDGPUSearchableTables.td

[AMDGPU] Add llvm.amdgcn.dead intrinsic (#123190)

2025-02-20 09:25:48 +01:00

AMDGPUSelectionDAGInfo.cpp

[SelectionDAG] Virtualize isTargetStrictFPOpcode / isTargetMemoryOpcode (#119969)

2024-12-21 05:29:51 +03:00

AMDGPUSelectionDAGInfo.h

[SelectionDAG] Virtualize isTargetStrictFPOpcode / isTargetMemoryOpcode (#119969)

2024-12-21 05:29:51 +03:00

AMDGPUSetWavePriority.cpp

[AMDGPU] AMDGPUSetWavePriority: Remove unused variable NFC (#134069)

2025-04-02 16:52:05 +05:30

AMDGPUSplitModule.cpp

[AMDGPU][SplitModule] Do not create empty modules (#135761)

2025-04-25 09:36:41 +02:00

AMDGPUSplitModule.h

…

AMDGPUSubtarget.cpp

[AMDGPU] Max. WG size-induced occupancy limits max. waves/EU (#137807)

2025-05-01 13:22:23 +02:00

AMDGPUSubtarget.h

[AMDGPU] clang-format part of AMDGPUSubtarget.h. NFC. (#138756)

2025-05-06 19:14:59 -07:00

AMDGPUSwLowerLDS.cpp

[llvm] Use *(Set|Map)::contains (NFC) (#138431)

2025-05-03 21:55:36 -07:00

AMDGPUTargetMachine.cpp

[AMDGPU] Move kernarg preload logic to separate pass (#130434)

2025-05-11 21:18:11 -07:00

AMDGPUTargetMachine.h

[CodeGen][NPM] Port VirtRegRewriter to NPM (#130564)

2025-04-30 14:10:46 +05:30

AMDGPUTargetObjectFile.cpp

…

AMDGPUTargetObjectFile.h

…

AMDGPUTargetTransformInfo.cpp

[CostModel] Make Op0 and Op1 const in getVectorInstrCost. NFC (#137631)

2025-05-01 15:55:08 +01:00

AMDGPUTargetTransformInfo.h

[AMDGPU] Hoist readlane/readfirstlane through unary/binary operands (#129037)

2025-05-13 12:00:49 +02:00

AMDGPUUnifyDivergentExitNodes.cpp

[NFC][LLVM][AMDGPU] Cleanup pass initialization for AMDGPU (#134410)

2025-04-07 17:27:50 -07:00

AMDGPUUnifyDivergentExitNodes.h

…

AMDGPUUnifyMetadata.cpp

[AMDGPU] Qualify auto. NFC. (#110878)

2024-10-03 13:07:54 +01:00

AMDGPUWaitSGPRHazards.cpp

[AMDGPU] Classify FLAT instructions as VMEM (#137148)

2025-05-07 09:20:52 +02:00

AMDGPUWaitSGPRHazards.h

[AMDGPU] Rewrite GFX12 SGPR hazard handling to dedicated pass (#118750)

2025-01-30 11:21:11 +09:00

AMDKernelCodeT.h

…

BUFInstructions.td

[Targets] Migrate from atomic_load_8/16/32/64 to atomic_load_nonext_8/16/32/64. NFC (#137428)

2025-04-28 09:26:34 -07:00

CaymanInstructions.td

…

CMakeLists.txt

[AMDGPU] Move kernarg preload logic to separate pass (#130434)

2025-05-11 21:18:11 -07:00

DSDIRInstructions.td

[AMDGPU] New GFX12 aliases lds_direct_load and lds_param_load (#119205)

2024-12-09 14:15:56 +00:00

DSInstructions.td

[Targets] Migrate from atomic_load_8/16/32/64 to atomic_load_nonext_8/16/32/64. NFC (#137428)

2025-04-28 09:26:34 -07:00

EvergreenInstructions.td

…

EXPInstructions.td

…

FLATInstructions.td

[Targets] Migrate from atomic_load_8/16/32/64 to atomic_load_nonext_8/16/32/64. NFC (#137428)

2025-04-28 09:26:34 -07:00

GCNCreateVOPD.cpp

[AMDGPU][NPM] Port GCNCreateVOPD to NPM (#130059)

2025-03-14 10:22:45 +05:30

GCNDPPCombine.cpp

[AMDGPU] Construct SmallVector with iterator ranges (NFC) (#136415)

2025-04-19 09:09:41 -07:00

GCNDPPCombine.h

[CodeGen][NewPM] Make MFProperties methods const NFC (#113304)

2024-10-25 00:24:44 +05:30

GCNHazardRecognizer.cpp

[AMDGPU] Classify FLAT instructions as VMEM (#137148)

2025-05-07 09:20:52 +02:00

GCNHazardRecognizer.h

[AMDGPU] Rewrite GFX12 SGPR hazard handling to dedicated pass (#118750)

2025-01-30 11:21:11 +09:00

GCNILPSched.cpp

[AMDGPU] Qualify auto. NFC. (#110878)

2024-10-03 13:07:54 +01:00

GCNIterativeScheduler.cpp

Revert "[AMDGPU] Extend test coverage for cross RC register coalescing (#132137)"

2025-05-05 16:33:18 -07:00

GCNIterativeScheduler.h

[AMDGPU] Teach iterative schedulers about IGLP (#134953)

2025-04-11 15:34:49 -07:00

GCNMinRegStrategy.cpp

[AMDGPU] Qualify auto. NFC. (#110878)

2024-10-03 13:07:54 +01:00

GCNNSAReassign.cpp

[AMDGPU][NewPM] Port GCNNSAReassign pass to new pass manager (#125034)

2025-02-18 11:13:31 +05:30

GCNNSAReassign.h

[AMDGPU][NewPM] Port GCNNSAReassign pass to new pass manager (#125034)

2025-02-18 11:13:31 +05:30

GCNPreRALongBranchReg.cpp

[CodeGen][NewPM] Port GCNPreRALongBranchReg to NPM. (#125844)

2025-02-05 18:46:27 +05:30

GCNPreRALongBranchReg.h

[CodeGen][NewPM] Port GCNPreRALongBranchReg to NPM. (#125844)

2025-02-05 18:46:27 +05:30

GCNPreRAOptimizations.cpp

[AMDGPU][True16][CodeGen] update test for buildbot failure (#131028)

2025-03-12 16:59:48 -04:00

GCNPreRAOptimizations.h

[AMDGPU][NewPM] Port "GCNPreRAOptimizations" pass to NPM (#126040)

2025-02-11 11:09:38 +05:30

GCNProcessors.td

[AMDGPU] Replace gfx940 and gfx941 with gfx942 in llvm (#126763)

2025-02-19 10:20:48 +01:00

GCNRegPressure.cpp

[AMDGPU] Avoid repeated hash lookups (NFC) (#132511)

2025-03-21 22:15:40 -07:00

GCNRegPressure.h

Reapply "[AMDGPU][Scheduler] Refactor ArchVGPR rematerialization during scheduling (#125885)" (#139548)

2025-05-13 11:11:00 +02:00

GCNRewritePartialRegUses.cpp

[AMDGPU] Simplify GCNRewritePartialRegUses pass. (#135199)

2025-04-11 15:45:24 +02:00

GCNRewritePartialRegUses.h

[AMDGPU][NewPM] Port "GCNRewritePartialRegUses" pass to NPM (#126024)

2025-02-12 11:21:40 +05:30

GCNSchedStrategy.cpp

Reapply "[AMDGPU][Scheduler] Refactor ArchVGPR rematerialization during scheduling (#125885)" (#139548)

2025-05-13 11:11:00 +02:00

GCNSchedStrategy.h

Reapply "[AMDGPU][Scheduler] Refactor ArchVGPR rematerialization during scheduling (#125885)" (#139548)

2025-05-13 11:11:00 +02:00

GCNSubtarget.cpp

Reapply "[AMDGPU][Scheduler] Refactor ArchVGPR rematerialization during scheduling (#125885)" (#139548)

2025-05-13 11:11:00 +02:00

GCNSubtarget.h

Reapply "[AMDGPU][Scheduler] Refactor ArchVGPR rematerialization during scheduling (#125885)" (#139548)

2025-05-13 11:11:00 +02:00

GCNVOPDUtils.cpp

…

GCNVOPDUtils.h

…

InstCombineTables.td

[TableGen] Eliminate static CodeGenIntrinsicMap in PatternParser (#107339)

2024-09-07 15:11:34 -07:00

MIMGInstructions.td

[AMDGPU] Add support for point sample accel out of order returns (#127991)

2025-04-10 15:33:48 +01:00

R600.h

[NFC][LLVM][AMDGPU] Cleanup pass initialization for AMDGPU (#134410)

2025-04-07 17:27:50 -07:00

R600.td

…

R600AsmPrinter.cpp

…

R600AsmPrinter.h

[RISCV] Replace @plt/@gotpcrel in data directives with %pltpcrel %gotpcrel

2025-03-29 11:08:13 -07:00

R600ClauseMergePass.cpp

…

R600ControlFlowFinalizer.cpp

[AMDGPU] clang-tidy: no else after return etc. NFC. (#99298)

2024-07-17 21:11:00 +01:00

R600Defines.h

…

R600EmitClauseMarkers.cpp

[NFC][LLVM][AMDGPU] Cleanup pass initialization for AMDGPU (#134410)

2025-04-07 17:27:50 -07:00

R600ExpandSpecialInstrs.cpp

[TableGen] Emit OpName as an enum class instead of a namespace (#125313)

2025-02-12 08:19:30 -08:00

R600FrameLowering.cpp

…

R600FrameLowering.h

[llvm] Consistently respect naked fn attribute in TargetFrameLowering::hasFP() (#106014)

2024-10-18 09:35:42 +04:00

R600InstrFormats.td

…

R600InstrInfo.cpp

[MC] Return MCRegister from MCRegisterClass::getRegister. NFC (#132126)

2025-03-20 07:24:53 -07:00

R600InstrInfo.h

[CodeGen] Change copyPhysReg interface to use Register instead of MCRegister. (#128473)

2025-02-24 09:55:34 -08:00

R600InstrInfo.td

…

R600Instructions.td

…

R600ISelDAGToDAG.cpp

[NFC] Eliminate top-level "using namespace" from some headers. (#102751)

2024-08-11 13:10:48 -07:00

R600ISelLowering.cpp

[Target] Remove unused local variables (NFC) (#138443)

2025-05-04 07:56:38 -07:00

R600ISelLowering.h

…

R600MachineCFGStructurizer.cpp

[NFC][LLVM][AMDGPU] Cleanup pass initialization for AMDGPU (#134410)

2025-04-07 17:27:50 -07:00

R600MachineFunctionInfo.cpp

…

R600MachineFunctionInfo.h

…

R600MachineScheduler.cpp

[AMDGPU] Use range-based for loops (NFC) (#106184)

2024-08-27 06:46:01 -07:00

R600MachineScheduler.h

[NFC] Eliminate top-level "using namespace" from some headers. (#102751)

2024-08-11 13:10:48 -07:00

R600MCInstLower.cpp

[RISCV] Replace @plt/@gotpcrel in data directives with %pltpcrel %gotpcrel

2025-03-29 11:08:13 -07:00

R600OpenCLImageTypeLoweringPass.cpp

[AMDGPU] Qualify auto. NFC. (#110878)

2024-10-03 13:07:54 +01:00

R600OptimizeVectorRegisters.cpp

[AMDGPU] Avoid repeated hash lookups (NFC) (#127445)

2025-02-16 23:24:15 -08:00

R600Packetizer.cpp

[TableGen] Emit OpName as an enum class instead of a namespace (#125313)

2025-02-12 08:19:30 -08:00

R600Processors.td

[AMDGPU] Rename LocalMemorySize features to AddressableLocalMemorySize (#110242)

2024-09-30 10:29:31 +01:00

R600RegisterInfo.cpp

…

R600RegisterInfo.h

…

R600RegisterInfo.td

…

R600Schedule.td

…

R600Subtarget.cpp

[SelectionDAG] Add empty implementation of SelectionDAGInfo to some targets (#119968)

2024-12-16 15:13:46 +03:00

R600Subtarget.h

[SelectionDAG] Add empty implementation of SelectionDAGInfo to some targets (#119968)

2024-12-16 15:13:46 +03:00

R600TargetMachine.cpp

[TTI] Simplify implementation (NFCI) (#136674)

2025-04-26 15:25:40 +03:00

R600TargetMachine.h

[CodeGen] Move MISched target hooks into TargetMachine (#125700)

2025-02-05 11:41:37 +05:30

R600TargetTransformInfo.cpp

[CostModel] Make Op0 and Op1 const in getVectorInstrCost. NFC (#137631)

2025-05-01 15:55:08 +01:00

R600TargetTransformInfo.h

[CostModel] Make Op0 and Op1 const in getVectorInstrCost. NFC (#137631)

2025-05-01 15:55:08 +01:00

R700Instructions.td

…

SIAnnotateControlFlow.cpp

AMDGPU: Rename variable from undef to poison (#130460)

2025-03-10 22:18:36 +07:00

SIDefines.h

[AMDGPU][NFC] Remove _DEFERRED operands. (#139123)

2025-05-09 10:10:53 +01:00

SIFixSGPRCopies.cpp

[AMDGPU][True16][CodeGen] readfirstlane for vgpr16 copy to sgpr32 (#118037)

2025-05-05 15:17:34 -04:00

SIFixSGPRCopies.h

AMDGPU/NewPM: Port SIFixSGPRCopies to new pass manager (#102614)

2024-08-09 17:52:41 +04:00

SIFixVGPRCopies.cpp

[AMDGPU][NewPM] Port SIFixVGPRCopies to NPM (#123592)

2025-01-21 15:27:46 +05:30

SIFixVGPRCopies.h

[AMDGPU][NewPM] Port SIFixVGPRCopies to NPM (#123592)

2025-01-21 15:27:46 +05:30

SIFoldOperands.cpp

[AMDGPU][NFC] Remove unused operand types. (#139062)

2025-05-08 12:48:25 +01:00

SIFoldOperands.h

AMDGPU: Implement getRequiredProperties for SIFoldOperands (#127522)

2025-02-18 08:22:45 +07:00

SIFormMemoryClauses.cpp

[AMDGPU] Classify FLAT instructions as VMEM (#137148)

2025-05-07 09:20:52 +02:00

SIFormMemoryClauses.h

[AMDGPU][NewPM] Port "SIFormMemoryClauses" to NPM (#127181)

2025-02-17 11:07:17 +05:30

SIFrameLowering.cpp

[AMDGPU][True16][CodeGen] update wwm reg sorting check condition (#135053)

2025-04-27 14:30:34 -04:00

SIFrameLowering.h

Reland [AMDGPU] Support block load/store for CSR #130013 (#137169)

2025-04-25 11:29:27 +02:00

SIInsertHardClauses.cpp

[AMDGPU] Classify FLAT instructions as VMEM (#137148)

2025-05-07 09:20:52 +02:00

SIInsertWaitcnts.cpp

[AMDGPU] Classify FLAT instructions as VMEM (#137148)

2025-05-07 09:20:52 +02:00

SIInstrFormats.td

AMDGPU: Define v_mfma_f32_{16x16x128|32x32x64}_f8f6f4 instructions (#116723)

2024-11-21 08:51:58 -08:00

SIInstrInfo.cpp

[AMDGPU][NFC] Remove _DEFERRED operands. (#139123)

2025-05-09 10:10:53 +01:00

SIInstrInfo.h

[AMDGPU] Classify FLAT instructions as VMEM (#137148)

2025-05-07 09:20:52 +02:00

SIInstrInfo.td

[AMDGPU][NFC] Remove _DEFERRED operands. (#139123)

2025-05-09 10:10:53 +01:00

SIInstructions.td

[AMDGPU] using loop to define data type convert patterns (#132899)

2025-05-14 13:56:36 +08:00

SIISelLowering.cpp

AMDGPU: Add minimumnum/maximumnum to list of canonicalizing opcodes (#139124)

2025-05-09 18:36:12 +02:00

SIISelLowering.h

[DAG] isKnownNeverNaN - add DemandedElts element mask to isKnownNeverNaN calls (#135952)

2025-04-18 09:24:02 +01:00

SILateBranchLowering.cpp

[AMDGPU][NPM] Port SILateBranchLowering to NPM (#130063)

2025-03-26 19:28:19 +05:30

SILoadStoreOptimizer.cpp

[TableGen] Emit OpName as an enum class instead of a namespace (#125313)

2025-02-12 08:19:30 -08:00

SILoadStoreOptimizer.h

[CodeGen][NewPM] Make MFProperties methods const NFC (#113304)

2024-10-25 00:24:44 +05:30

SILowerControlFlow.cpp

[AMDGPU][NewPM] Port SILowerControlFlow pass into NPM. (#123045)

2025-01-16 11:06:38 +05:30

SILowerControlFlow.h

[AMDGPU][NewPM] Port SILowerControlFlow pass into NPM. (#123045)

2025-01-16 11:06:38 +05:30

SILowerI1Copies.cpp

[AMDGPU] Use MapVector instead of DenseMap (NFC) (#133356)

2025-03-27 20:34:23 -07:00

SILowerI1Copies.h

AMDGPU/GlobalISel: Temporal divergence lowering (non i1) (#124298)

2025-03-12 12:09:37 +01:00

SILowerSGPRSpills.cpp

[AMDGPU] Remove unused variables in SILowerSGPRSpills.cpp (NFC)

2025-04-25 17:59:55 +08:00

SILowerSGPRSpills.h

[CodeGen][NewPM] Make MFProperties methods const NFC (#113304)

2024-10-25 00:24:44 +05:30

SILowerWWMCopies.cpp

[AMDGPU][NewPM] Port SILowerWWMCopies to NPM (#123695)

2025-01-22 14:54:01 +05:30

SILowerWWMCopies.h

[AMDGPU][NewPM] Port SILowerWWMCopies to NPM (#123695)

2025-01-22 14:54:01 +05:30

SIMachineFunctionInfo.cpp

[AMDGPU] Use llvm::find and llvm::find_if (NFC) (#135582)

2025-04-13 23:46:57 -07:00

SIMachineFunctionInfo.h

Reland [AMDGPU] Support block load/store for CSR #130013 (#137169)

2025-04-25 11:29:27 +02:00

SIMachineScheduler.cpp

[AMDGPU] Avoid repeated map lookups (NFC) (#132877)

2025-03-24 22:41:27 -07:00

SIMachineScheduler.h

[AMDGPU] Replace unsigned with Register in SIMachineScheduler. NFC

2025-01-26 00:26:00 -08:00

SIMemoryLegalizer.cpp

[AMDGPU][NPM] Port SIMemoryLegalizer to NPM (#130060)

2025-03-12 14:30:35 +05:30

SIModeRegister.cpp

[AMDGPU][NPM] Port SIModeRegister to NPM (#129014)

2025-03-04 10:51:03 +05:30

SIModeRegisterDefaults.cpp

…

SIModeRegisterDefaults.h

…

SIOptimizeExecMasking.cpp

[AMDGPU][True16][CodeGen] True16 Add OpSel when optimizing exec mask (#128928)

2025-02-28 09:41:05 -05:00

SIOptimizeExecMasking.h

[AMDGPU][NewPM] Port SIOptimizeExecMasking to NPM (#123572)

2025-01-20 16:34:01 +05:30

SIOptimizeExecMaskingPreRA.cpp

[AMDGPU][NewPM] Port SIOptimizeExecMaskingPreRA to NPM (#125351)

2025-02-20 17:35:56 +05:30

SIOptimizeExecMaskingPreRA.h

[AMDGPU][NewPM] Port SIOptimizeExecMaskingPreRA to NPM (#125351)

2025-02-20 17:35:56 +05:30

SIOptimizeVGPRLiveRange.cpp

[AMDGPU][SIOptimizeVGPRLiveRange] Add setpreservesCFG in the legacy pass flow. (#118256)

2024-12-02 23:16:03 +05:30

SIOptimizeVGPRLiveRange.h

[AMDGPU][NewPM] Port SIOptimizeVGPRLiveRange pass to NPM. (#117686)

2024-11-29 09:11:24 +05:30

SIPeepholeSDWA.cpp

[AMDGPU] si-peephole-sdwa: Fix cndmask vcc use for wave32 (#139541)

2025-05-14 07:37:01 +02:00

SIPeepholeSDWA.h

[AMDGPU][NewPM] Port SIPeepholeSDWA pass to NPM (#107049)

2024-09-11 14:30:16 +04:00

SIPostRABundler.cpp

[AMDGPU][NewPM] Port SIPostRABundler to NPM (#123717)

2025-02-21 16:05:58 +05:30

SIPostRABundler.h

[AMDGPU][NewPM] Port SIPostRABundler to NPM (#123717)

2025-02-21 16:05:58 +05:30

SIPreAllocateWWMRegs.cpp

[AMDGPU] Remove unused includes (NFC) (#116154)

2024-11-13 21:10:03 -08:00

SIPreAllocateWWMRegs.h

[NewPM][AMDGPU] Port SIPreAllocateWWMRegs to NPM (#109939)

2024-10-22 15:37:08 +05:30

SIPreEmitPeephole.cpp

[AMDGPU][NPM] Port SIPreEmitPeephole to NPM (#130065)

2025-04-08 17:58:48 +05:30

SIProgramInfo.cpp

[llvm][AMDGPU] Enable FWD_PROGRESS bit for GFX10+ (#128367)

2025-03-17 23:17:46 +00:00

SIProgramInfo.h

[llvm][AMDGPU] Enable FWD_PROGRESS bit for GFX10+ (#128367)

2025-03-17 23:17:46 +00:00

SIRegisterInfo.cpp

[AMDGPU] Remove implicit definition of register group when restoring the last sub-register after a spill (#133986)

2025-05-05 20:17:36 +02:00

SIRegisterInfo.h

Reland [AMDGPU] Support block load/store for CSR #130013 (#137169)

2025-04-25 11:29:27 +02:00

SIRegisterInfo.td

[AMDGPU] using loop to define data type convert patterns (#132899)

2025-05-14 13:56:36 +08:00

SISchedule.td

[AMDGPU] Replace gfx940 and gfx941 with gfx942 in llvm (#126763)

2025-02-19 10:20:48 +01:00

SIShrinkInstructions.cpp

[llvm] Remove unused local variables (NFC) (#138467)

2025-05-04 13:05:18 -07:00

SIShrinkInstructions.h

[AMDGPU][NewPM] Port SIShrinkInstructions to new pass manager. (#106967)

2024-09-03 10:52:50 +05:30

SIWholeQuadMode.cpp

[AMDGCN][SIWholeQuadMode] Rework splitBlock/lowerKillI1/lowerKillF32 to handle case when SI_KILL_I1_TERMINATOR -1 0 is not the unique terminator

2025-03-24 15:57:08 +01:00

SIWholeQuadMode.h

[CodeGen][NewPM] Port SIWholeQuadMode to NPM. (#125833)

2025-02-05 18:44:57 +05:30

SMInstructions.td

[AMDGPU] Disallow null for more resource operands (#121941)

2025-01-08 08:02:10 +00:00

SOPInstructions.td

[AMDGPU][NFC] Remove _DEFERRED operands. (#139123)

2025-05-09 10:10:53 +01:00

VIInstrFormats.td

…

VINTERPInstructions.td

[AMDGPU][True16][CodeGen] support for true16 for vinterp 16bit instructions (#116702)

2024-12-09 11:52:05 -05:00

VOP1Instructions.td

[AMDGPU][NFC] Remove _DEFERRED operands. (#139123)

2025-05-09 10:10:53 +01:00

VOP2Instructions.td

[AMDGPU][NFC] Remove _DEFERRED operands. (#139123)

2025-05-09 10:10:53 +01:00

VOP3Instructions.td

[AMDGPU] Fix regclass check for PackedF32InputMods in AsmParser. (#138767)

2025-05-07 00:19:25 -07:00

VOP3PInstructions.td

[AMDGPU] Correct VOP3P encoding. NFC. (#136005)

2025-04-21 13:16:05 -07:00

VOPCInstructions.td

[AMDGPU][True16][MC] Generate op_sel operands for VOPC instructions (#125561)

2025-02-05 10:40:34 -05:00

VOPDInstructions.td

[AMDGPU][NFC] Remove _DEFERRED operands. (#139123)

2025-05-09 10:10:53 +01:00

VOPInstructions.td

[AMDGPU] Correct VOP3P encoding. NFC. (#136005)

2025-04-21 13:16:05 -07:00