Petar Avramovic 5171d1523d [MIPS GlobalISel] Select 4 byte unaligned load and store ...

Improve legality checks for load and store, 4 byte scalar
load and store are now legal for all subtargets.
During regbank selection 4 byte unaligned loads and stores
for MIPS32r5 and older get mapped to gprb.
Select 4 byte unaligned loads and stores for MIPS32r5.
Fix tests that unintentionally had unaligned load or store.

Differential Revision: https://reviews.llvm.org/D74624

2020-02-19 11:57:06 +01:00

..

add_vec.mir

…

add.mir

…

bitwise.mir

…

branch.mir

…

brindirect.mir

…

bswap.mir

…

constants.mir

…

ctlz.mir

…

fabs_vec.mir

…

fabs.mir

…

fcmp.mir

…

fence.mir

…

float_args.mir

…

float_arithmetic_operations.mir

…

float_constants.mir

…

floating_point_vec_arithmetic_operations.mir

…

fpext_and_fptrunc.mir

…

fptosi_and_fptoui.mir

…

fsqrt_vec.mir

…

fsqrt.mir

…

gloal_address_pic.mir

…

gloal_address.mir

…

icmp.mir

…

implicit_def.mir

…

inttoptr_and_ptrtoint.mir

…

jump_table_and_brjt.mir

…

load_4_unaligned_r6.mir

…

load_4_unaligned.mir

…

load_store_fold.mir

…

load_store_vec.mir

…

load.mir

…

mul_vec.mir

…

mul.mir

…

phi.mir

…

pointers.mir

…

rem_and_div_vec.mir

…

rem_and_div.mir

…

select.mir

…

sitofp_and_uitofp.mir

…

stack_args.mir

…

store_4_unaligned_r6.mir

…

store_4_unaligned.mir

…

store.mir

…

sub_vec.mir

…

sub.mir

…

truncStore_and_aExtLoad.mir

…

var_arg.mir

…

zextLoad_and_sextLoad.mir

…