shylie/llvm-project
1
0
Fork 0
Code Issues Pull Requests Actions 6 Packages Projects Releases Wiki Activity
llvm-project/llvm/test/MC/RISCV
History
Pengcheng Wang 364028a1a5
[RISCV] Zimop/Zcmop are ratified 
Remove them from experimental.

See also:
https://github.com/riscv/riscv-isa-manual/blob/main/src/zimop.adoc

Reviewers: kito-cheng

Reviewed By: kito-cheng

Pull Request: https://github.com/llvm/llvm-project/pull/87966
2024-04-08 16:40:02 +08:00
..
corev
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
rvv
[RISCV] Add register overlap checks to the assembler for some Zvk* instructions. (#86745)
2024-03-26 21:35:35 -07:00
align-non-executable.s
[MC][RISCV] Check hasEmitNops before call shouldInsertExtraNopBytesForCodeAlign (#77236)
2024-01-09 15:21:41 +08:00
align-option-relax.s
[RISCV] Fix crash for section alignment with .option norvc
2022-04-07 12:02:27 +01:00
align.s
[RISCV] Move Zca/Zcb/Zcd/Zcf/Zcmp/Zcmt out of experimental status.
2023-06-22 09:22:58 -07:00
attribute-arch-invalid.s
[RISCV] Upgrade Zvfh version to 1.0 and move out of experimental state.
2023-07-19 10:03:57 -07:00
attribute-arch.s
[RISCV] Zimop/Zcmop are ratified
2024-04-08 16:40:02 +08:00
attribute-with-insts.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
attribute-with-option.s
[RISCV] Bump I, F, D, and A extension versions to 20191214 spec version
2023-03-30 15:28:44 -07:00
attribute.s
[RISCV] Add an option to emit the Tag_RISCV_arch attribute based on the assembler's subtarget
2023-04-20 10:00:30 -07:00
cfi-advance.s
[MC][RISCV][LoongArch] Add AlignFragment size if layout is available and not need insert nops (#76552)
2024-01-03 09:28:25 +08:00
cfi-regs-invalid.s
…
cfi-regs-valid.s
…
cnop.s
…
compress-cjal.s
…
compress-debug-info.s
…
compress-rv32d.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
compress-rv32f.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
compress-rv32i.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
compress-rv64i.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
compressed-relocations.s
[RISCV][MC] Relax conditional branches to unresolved symbols
2023-07-28 10:55:58 +02:00
compressed-zicfiss.s
[RISCV] Zimop/Zcmop are ratified
2024-04-08 16:40:02 +08:00
csr-aliases.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
data-directives-invalid.s
…
data-directives-valid.s
…
debug-valid.s
…
default-build-attributes.s
[RISCV] Add an option to emit the Tag_RISCV_arch attribute based on the assembler's subtarget
2023-04-20 10:00:30 -07:00
deprecated-csr-names.s
[RISCV] Remove CSR names that are not in Privileged Specification 1.12.
2023-04-26 13:35:20 -07:00
directive-variant_cc.s
[RISCV] Support .variant_cc directive for the assembler.
2022-12-05 12:13:43 +08:00
eflags-option-directive.s
[RISCV] Support '.option arch' directive
2023-05-26 18:39:41 +08:00
elf-flags.s
[RISCV] Set the RVC bit in the ELF EFlags for C or Zca. (#80913)
2024-02-06 18:55:35 -08:00
elf-header.s
…
elf-reloc-got32-pcrel.s
[llvm][lld] Support R_RISCV_GOT32_PCREL (#72587)
2024-01-10 15:16:55 -08:00
elf-reloc-plt32.s
[RISCV] A@plt-B+C: emit R_RISCV_PLT32 even if A is defined
2023-03-14 15:16:58 -07:00
empty-string.s
…
expressions.s
…
fde-reloc.s
[RISCV] Allow delayed decision for ADD/SUB relocations
2023-07-21 08:37:58 -07:00
fixups-binary-expression.s
[RISCV][MC]Add support for Binary MCExpr
2023-09-19 10:35:16 +08:00
fixups-compressed.s
…
fixups-diagnostics.s
[RISCV] MC relaxation for out-of-range conditional branch.
2023-02-03 12:33:44 -08:00
fixups-expr.s
[MC][RISCV][LoongArch] Add AlignFragment size if layout is available and not need insert nops (#76552)
2024-01-03 09:28:25 +08:00
fixups-invalid.s
[RISCV][MC]Add support for Binary MCExpr
2023-09-19 10:35:16 +08:00
fixups.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
fp-default-rounding-mode.s
[RISCV][MC] Fix all remaining fcvt instructions that didn't accept rounding mode but should have (#67889)
2023-10-01 09:59:52 +01:00
fp-inx-default-rounding-mode.s
[RISCV][MC] Fix all remaining fcvt instructions that didn't accept rounding mode but should have (#67889)
2023-10-01 09:59:52 +01:00
function-call-invalid.s
…
function-call.s
[RISCV] Omit "@plt" in assembly output "call foo@plt" (#72467)
2024-01-07 12:09:44 -08:00
hilo-constaddr-expr.s
…
hilo-constaddr.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
hypervisor-csr-names.s
[RISCV] Add Smaia and Ssaia extensions support
2023-05-01 22:30:08 -07:00
insn_c-invalid.s
Recommit "[RISCV] Add .insn support for compressed formats."
2023-03-27 12:30:37 -07:00
insn_c.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
insn-invalid.s
[RISCV][test] Fix a couple of whitespace issues
2023-06-05 21:25:04 +01:00
insn.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
invalid-attribute.s
[RISCV] Add a test with unknown argument of .attribute directive
2023-07-01 20:50:32 +03:00
invalid-instruction-spellcheck.s
…
leb128.s
[RISCV] Support R_RISCV_SET_ULEB128/R_RISCV_SUB_ULEB128 for .uleb128 directives
2023-11-09 09:27:32 -08:00
linker-relaxation.s
[RISCV] Assemble call foo to R_RISCV_CALL_PLT
2022-09-13 18:47:55 -07:00
lit.local.cfg
[NFC][Py Reformat] Reformat lit.local.cfg python files in llvm
2023-05-17 17:03:15 +02:00
long-conditional-jump.s
[RISCV][MC] Relax conditional branches to unresolved symbols
2023-07-28 10:55:58 +02:00
long-jump-disable-relax.s
[RISCV][MC] Add CLI option to disable branch relaxation
2023-07-28 10:42:05 +02:00
machine-csr-names-invalid.s
…
machine-csr-names.s
[RISCV] Remove XSfcie extension.
2023-12-28 13:54:15 -08:00
mapping-across-sections.s
[RISCV][MC] Implement mapping symbols
2023-07-28 11:13:03 +02:00
mapping-within-section.s
[RISCV][MC] Implement mapping symbols
2023-07-28 11:13:03 +02:00
nop-slide.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
numeric-reg-names-d.s
…
numeric-reg-names-f.s
…
numeric-reg-names.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
option-arch.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
option-invalid.s
[RISCV] CodeGen of RVE and ilp32e/lp64e ABIs (#76777)
2024-01-16 20:44:30 +08:00
option-mix.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
option-nopic.s
…
option-pic.s
…
option-pushpop.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
option-relax.s
[RISCV] Assemble call foo to R_RISCV_CALL_PLT
2022-09-13 18:47:55 -07:00
option-rvc.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
pcrel-fixups.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
pcrel-lo12-invalid.s
…
print-imm-hex.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
priv-invalid.s
…
priv-rv64-invalid.s
…
priv-valid.s
[RISCV] Remove the uret instruction.
2023-04-26 17:11:58 -07:00
pseudo-jump-invalid.s
…
pseudo-jump.s
[RISCV] Assemble call foo to R_RISCV_CALL_PLT
2022-09-13 18:47:55 -07:00
reloc-addend.s
…
reloc-directive-err.s
…
reloc-directive.s
…
relocations.s
[RISCV] Support TLSDESC in the RISC-V backend (#66915)
2024-01-23 16:16:07 -08:00
riscv64-64b-pcrel.s
[RISCV] Allow delayed decision for ADD/SUB relocations
2023-07-21 08:37:58 -07:00
rv32-hypervisor-csr-names.s
[RISCV] Add Smaia and Ssaia extensions support
2023-05-01 22:30:08 -07:00
rv32-machine-csr-names.s
[RISCV] Add the CSR names from Smrnmi. (#83370)
2024-03-19 21:27:25 -07:00
rv32-only-csr-names.s
[RISCV] Add Smaia and Ssaia extensions support
2023-05-01 22:30:08 -07:00
rv32-relaxation.s
…
rv32-supervisor-csr-names.s
[RISCV] Add Smaia and Ssaia extensions support
2023-05-01 22:30:08 -07:00
rv32-user-csr-names.s
…
rv32c-aliases-valid.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
rv32c-fuzzed-invalid.s
…
rv32c-invalid.s
[RISCV] Move Zca/Zcb/Zcd/Zcf/Zcmp/Zcmt out of experimental status.
2023-06-22 09:22:58 -07:00
rv32c-only-valid.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
rv32c-valid.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
rv32d-invalid.s
…
rv32d-valid.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
rv32dc-invalid.s
…
rv32dc-valid.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
rv32e-invalid.s
[RISCV][MC] Add support for RV64E
2023-03-23 12:32:25 +00:00
rv32e-valid.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
rv32f-invalid.s
[RISCV] Add {{$}} to some CHECK lines in MC tests.
2022-08-08 14:38:11 -07:00
rv32f-valid.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
rv32fc-aliases-valid.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
rv32fc-invalid.s
…
rv32fc-valid.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
rv32h-invalid.s
[RISCV] Add H extension
2023-01-10 09:52:03 +08:00
rv32i-aliases-invalid.s
[RISCV] Support constant operand for la and lla pseudoinstruction.
2023-07-03 15:55:04 -07:00
rv32i-aliases-valid.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
rv32i-invalid.s
[RISCV][MC] Add experimental support of Zaamo and Zalrsc
2024-01-25 17:03:25 +08:00
rv32i-only-valid.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
rv32i-valid.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
rv32ih-aliases-valid.s
[RISCV] Add H extension
2023-01-10 09:52:03 +08:00
rv32ih-valid.s
[RISCV] Add H extension
2023-01-10 09:52:03 +08:00
rv32m-invalid.s
[RISCV] Add {{$}} to some CHECK lines in MC tests.
2022-08-08 14:38:11 -07:00
rv32m-valid.s
…
rv32xtheadbs-invalid.s
[RISCV] Add vendor-defined XTHeadBs (single-bit) extension
2023-02-13 16:28:26 +01:00
rv32xtheadbs-valid.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
rv32xtheadfmemidx-d-invalid.s
[RISCV] Add vendor-defined XTheadFMemIdx (FP Indexed Memory Operations) extension
2023-02-24 00:35:37 +01:00
rv32xtheadfmemidx-f-invalid.s
[RISCV] Add vendor-defined XTheadFMemIdx (FP Indexed Memory Operations) extension
2023-02-24 00:35:37 +01:00
rv32xtheadfmemidx-valid.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
rv32xtheadmac-invalid.s
[RISCV] Add vendor-defined XTheadMAC (multiply-accumulate) extension
2023-02-14 20:25:47 +01:00
rv32xtheadmac-valid.s
[RISCV] Add vendor-defined XTheadMAC (multiply-accumulate) extension
2023-02-14 20:25:47 +01:00
rv32xtheadmemidx-invalid.s
[RISCV] Add vendor-defined XTheadMemIdx (Indexed Memory Operations) extension
2023-02-24 00:17:58 +01:00
rv32xtheadmemidx-valid.s
[RISCV] Add vendor-defined XTheadMemIdx (Indexed Memory Operations) extension
2023-02-24 00:17:58 +01:00
rv32xtheadmempair-invalid.s
[RISCV] Add vendor-defined XTheadMemPair (two-GPR Memory Operations) extension
2023-02-21 12:21:49 +01:00
rv32xtheadmempair-valid.s
[RISCV] Add vendor-defined XTheadMemPair (two-GPR Memory Operations) extension
2023-02-21 12:21:49 +01:00
rv32zaamo-invalid.s
[RISCV][MC] Add experimental support of Zaamo and Zalrsc
2024-01-25 17:03:25 +08:00
rv32zaamo-valid.s
[RISCV][MC] Add experimental support of Zaamo and Zalrsc
2024-01-25 17:03:25 +08:00
rv32zacas-invalid.s
[RISCV] Remove experimental from Zacas. (#83195)
2024-02-28 21:46:58 -08:00
rv32zacas-valid.s
[RISCV] Remove experimental from Zacas. (#83195)
2024-02-28 21:46:58 -08:00
rv32zalasr-invalid.s
[RISCV][MC] MC layer support for the experimental zalasr extension (#79911)
2024-02-01 10:58:21 -08:00
rv32zalasr-valid.s
[RISCV][MC] MC layer support for the experimental zalasr extension (#79911)
2024-02-01 10:58:21 -08:00
rv32zalrsc-invalid.s
[RISCV][MC] Add experimental support of Zaamo and Zalrsc
2024-01-25 17:03:25 +08:00
rv32zalrsc-valid.s
[RISCV][MC] Add experimental support of Zaamo and Zalrsc
2024-01-25 17:03:25 +08:00
rv32zba-invalid.s
[RISCV] Add {{$}} to some CHECK lines in MC tests.
2022-08-08 14:38:11 -07:00
rv32zba-valid.s
[RISCV] Fix comment for Zba tests. NFC.
2023-02-08 07:57:27 +01:00
rv32zbb-aliases-valid.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
rv32zbb-invalid.s
[RISCV] Remove support for the unratified Zbp extension.
2022-09-21 21:22:42 -07:00
rv32zbb-only-valid.s
[RISCV] Minor cleanup to rori MC layer testing. NFC
2024-01-30 12:24:16 -08:00
rv32zbb-valid.s
[RISCV] Minor cleanup to rori MC layer testing. NFC
2024-01-30 12:24:16 -08:00
rv32zbc-invalid.s
…
rv32zbc-valid.s
…
rv32zbkb-only-valid.s
…
rv32zbkb-valid.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
rv32zbkc-invalid.s
[RISCV] Add {{$}} to some CHECK lines in MC tests.
2022-08-08 14:38:11 -07:00
rv32zbkc-valid.s
…
rv32zbkx-invalid.s
[RISCV] Remove support for the unratified Zbp extension.
2022-09-21 21:22:42 -07:00
rv32zbkx-valid.s
…
rv32zbs-aliases-valid.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
rv32zbs-invalid.s
…
rv32zbs-valid.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
rv32zcb-invalid.s
[RISCV] Move Zca/Zcb/Zcd/Zcf/Zcmp/Zcmt out of experimental status.
2023-06-22 09:22:58 -07:00
rv32zcb-valid.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
rv32zcmop-invalid.s
[RISCV] Zimop/Zcmop are ratified
2024-04-08 16:40:02 +08:00
rv32zcmp-invalid.s
[RISCV] Check that the stack adjust immediate for cm.push/pop* has the correct sign and is divisible by 16. (#85295)
2024-03-26 13:31:21 -07:00
rv32zcmp-valid.s
[RISCV] Move Zca/Zcb/Zcd/Zcf/Zcmp/Zcmt out of experimental status.
2023-06-22 09:22:58 -07:00
rv32zcmt-invalid.s
[RISCV] Move Zca/Zcb/Zcd/Zcf/Zcmp/Zcmt out of experimental status.
2023-06-22 09:22:58 -07:00
rv32zcmt-valid.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
rv32zdinx-invalid.s
[RISCV] Move the even register check for rv32zdinx later in the matching process.
2023-02-01 11:15:06 -08:00
rv32zdinx-valid.s
[RISCV][MC] Fix all remaining fcvt instructions that didn't accept rounding mode but should have (#67889)
2023-10-01 09:59:52 +01:00
rv32zfa-only-valid.s
[RISCV] Mark the Zfa extension as non-experimental (#68113)
2023-10-03 18:16:13 +01:00
rv32zfbfmin-invalid.s
[RISCV][MC] Add support for experimental Zfbfmin extension
2023-05-19 15:17:56 +01:00
rv32zfbfmin-valid.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
rv32zfh-invalid.s
…
rv32zfh-valid.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
rv32zfhmin-invalid.s
[RISCV] Add {{$}} to some CHECK lines in MC tests.
2022-08-08 14:38:11 -07:00
rv32zfhmin-valid.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
rv32zfinx-invalid.s
[RISCV] Move the even register check for rv32zdinx later in the matching process.
2023-02-01 11:15:06 -08:00
rv32zfinx-valid.s
[RISCV] add the MC layer support of Zfinx extension
2022-03-02 14:25:19 +08:00
rv32zhinx-invalid.s
[RISCV] Add {{$}} to some CHECK lines in MC tests.
2022-08-08 14:38:11 -07:00
rv32zhinx-valid.s
[RISCV] add the MC layer support of Zfinx extension
2022-03-02 14:25:19 +08:00
rv32zhinxmin-invalid.s
[RISCV] Add {{$}} to some CHECK lines in MC tests.
2022-08-08 14:38:11 -07:00
rv32zhinxmin-valid.s
[RISCV][MC] Fix all remaining fcvt instructions that didn't accept rounding mode but should have (#67889)
2023-10-01 09:59:52 +01:00
rv32zicbom-invalid.s
[RISCV] Add {{$}} to some CHECK lines in MC tests.
2022-08-08 14:38:11 -07:00
rv32zicbom-valid.s
[RISCV] Implement support for the Zicbom and Zicboz extensions
2022-06-28 12:43:25 +01:00
rv32zicbop-invalid.s
[RISCV] Add {{$}} to some CHECK lines in MC tests.
2022-08-08 14:38:11 -07:00
rv32zicbop-valid.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
rv32zicboz-invalid.s
[RISCV] Add {{$}} to some CHECK lines in MC tests.
2022-08-08 14:38:11 -07:00
rv32zicboz-valid.s
[RISCV] Implement support for the Zicbom and Zicboz extensions
2022-06-28 12:43:25 +01:00
rv32zicfiss-invalid.s
[RISCV] Add MC layer support for Zicfiss. (#66043)
2023-12-30 15:40:20 +08:00
rv32zicond-invalid.s
[RISCV] Graduate Zicond to non-experimental (#79811)
2024-01-29 15:58:54 +00:00
rv32zicond-valid.s
[RISCV] Graduate Zicond to non-experimental (#79811)
2024-01-29 15:58:54 +00:00
rv32zihintntl-invalid.s
[RISCV] Remove experimental for zihintntl
2023-08-10 17:04:49 +08:00
rv32zihintntl-valid.s
[RISCV] Remove experimental for zihintntl
2023-08-10 17:04:49 +08:00
rv32zihintntlc-invalid.s
[RISCV] Remove experimental for zihintntl
2023-08-10 17:04:49 +08:00
rv32zihintntlc-valid.s
[RISCV] Remove experimental for zihintntl
2023-08-10 17:04:49 +08:00
rv32zihintpause-valid.s
…
rv32zimop-invalid.s
[RISCV] Zimop/Zcmop are ratified
2024-04-08 16:40:02 +08:00
rv32zknd-only-invalid.s
…
rv32zknd-only-valid.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
rv32zkne-only-invalid.s
…
rv32zkne-only-valid.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
rv32zknh-only-valid.s
…
rv32zknh-valid.s
…
rv32zksed-invalid.s
…
rv32zksed-valid.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
rv32zksh-valid.s
…
rv32zmmul-invaild.s
[RISCV] Add {{$}} to some CHECK lines in MC tests.
2022-08-08 14:38:11 -07:00
rv32zmmul-valid.s
[RISCV][Clang] Add support for Zmmul extension
2022-07-18 20:26:08 -04:00
rv64-machine-csr-names.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
rv64-relax-all.s
[RISCV] MC relaxation for out-of-range conditional branch.
2023-02-03 12:33:44 -08:00
rv64-relaxation.s
…
rv64-user-csr-names.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
rv64a-aliases-valid.s
…
rv64c-aliases-valid.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
rv64c-hints-valid.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
rv64c-invalid.s
[RISCV] Move Zca/Zcb/Zcd/Zcf/Zcmp/Zcmt out of experimental status.
2023-06-22 09:22:58 -07:00
rv64c-valid.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
rv64d-aliases-valid.s
…
rv64d-invalid.s
…
rv64d-valid.s
[RISCV] Add {{$}} to some CHECK lines in MC tests.
2022-08-08 14:38:11 -07:00
rv64dc-valid.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
rv64e-valid.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
rv64f-aliases-valid.s
…
rv64f-invalid.s
…
rv64f-valid.s
[RISCV] Add {{$}} to some CHECK lines in MC tests.
2022-08-08 14:38:11 -07:00
rv64h-invalid.s
[RISCV] Add H extension
2023-01-10 09:52:03 +08:00
rv64i-aliases-invalid.s
[RISCV] Support constant operand for la and lla pseudoinstruction.
2023-07-03 15:55:04 -07:00
rv64i-aliases-valid.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
rv64i-invalid.s
[RISCV] Add out of range immediate tests for shifts and rotates on rv64.
2022-04-26 10:55:14 -07:00
rv64i-pseudos.s
…
rv64i-valid.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
rv64ih-valid.s
[RISCV] Add H extension
2023-01-10 09:52:03 +08:00
rv64m-valid.s
…
rv64xtheadbs-invalid.s
[RISCV] Add vendor-defined XTHeadBs (single-bit) extension
2023-02-13 16:28:26 +01:00
rv64xtheadfmemidx-invalid.s
[RISCV] Add vendor-defined XTheadFMemIdx (FP Indexed Memory Operations) extension
2023-02-24 00:35:37 +01:00
rv64xtheadfmemidx-valid.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
rv64xtheadmac-valid.s
[RISCV] Add vendor-defined XTheadMAC (multiply-accumulate) extension
2023-02-14 20:25:47 +01:00
rv64xtheadmemidx-invalid.s
[RISCV] Add vendor-defined XTheadMemIdx (Indexed Memory Operations) extension
2023-02-24 00:17:58 +01:00
rv64xtheadmemidx-valid.s
[RISCV] Add vendor-defined XTheadMemIdx (Indexed Memory Operations) extension
2023-02-24 00:17:58 +01:00
rv64xtheadmempair-invalid.s
[RISCV] Add vendor-defined XTheadMemPair (two-GPR Memory Operations) extension
2023-02-21 12:21:49 +01:00
rv64xtheadmempair-valid.s
[RISCV] Add vendor-defined XTheadMemPair (two-GPR Memory Operations) extension
2023-02-21 12:21:49 +01:00
rv64zaamo-invalid.s
[RISCV][MC] Add experimental support of Zaamo and Zalrsc
2024-01-25 17:03:25 +08:00
rv64zaamo-valid.s
[RISCV][MC] Add experimental support of Zaamo and Zalrsc
2024-01-25 17:03:25 +08:00
rv64zacas-invalid.s
[RISCV] Re-implement Zacas MC layer support to make it usable for CodeGen. (#77418)
2024-01-10 09:18:40 -08:00
rv64zacas-valid.s
[RISCV] Remove experimental from Zacas. (#83195)
2024-02-28 21:46:58 -08:00
rv64zalasr-invalid.s
[RISCV][MC] MC layer support for the experimental zalasr extension (#79911)
2024-02-01 10:58:21 -08:00
rv64zalasr-valid.s
[RISCV][MC] MC layer support for the experimental zalasr extension (#79911)
2024-02-01 10:58:21 -08:00
rv64zalrsc-invalid.s
[RISCV][MC] Add experimental support of Zaamo and Zalrsc
2024-01-25 17:03:25 +08:00
rv64zalrsc-valid.s
[RISCV][MC] Add experimental support of Zaamo and Zalrsc
2024-01-25 17:03:25 +08:00
rv64zba-aliases-valid.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
rv64zba-invalid.s
…
rv64zba-valid.s
[RISCV] Fix comment for Zba tests. NFC.
2023-02-08 07:57:27 +01:00
rv64zbb-aliases-valid.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
rv64zbb-invalid.s
[RISCV] Remove support for the unratified Zbp extension.
2022-09-21 21:22:42 -07:00
rv64zbb-valid.s
[RISCV] Minor cleanup to rori MC layer testing. NFC
2024-01-30 12:24:16 -08:00
rv64zbkb-valid.s
[RISCV] Minor cleanup to rori MC layer testing. NFC
2024-01-30 12:24:16 -08:00
rv64zbs-aliases-valid.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
rv64zbs-invalid.s
[RISCV][NFC] Add RV64Zbs invalid tests
2022-04-27 09:42:32 +08:00
rv64zcb-valid.s
[RISCV] Move Zca/Zcb/Zcd/Zcf/Zcmp/Zcmt out of experimental status.
2023-06-22 09:22:58 -07:00
rv64zcmp-invalid.s
[RISCV] Check that the stack adjust immediate for cm.push/pop* has the correct sign and is divisible by 16. (#85295)
2024-03-26 13:31:21 -07:00
rv64zcmp-valid.s
[RISCV] Move Zca/Zcb/Zcd/Zcf/Zcmp/Zcmt out of experimental status.
2023-06-22 09:22:58 -07:00
rv64zdinx-invalid.s
[RISCV] Add {{$}} to some CHECK lines in MC tests.
2022-08-08 14:38:11 -07:00
rv64zdinx-valid.s
[RISCV] Move the even register check for rv32zdinx later in the matching process.
2023-02-01 11:15:06 -08:00
rv64zfh-invalid.s
[RISCV] Remove some non-Zfh instructions from rv64zfh-invalid.s. NFC
2023-01-03 10:46:26 -08:00
rv64zfh-valid.s
[RISCV] Add {{$}} to some CHECK lines in MC tests.
2022-08-08 14:38:11 -07:00
rv64zfinx-invalid.s
[RISCV] Add {{$}} to some CHECK lines in MC tests.
2022-08-08 14:38:11 -07:00
rv64zfinx-valid.s
[RISCV] Add {{$}} to some CHECK lines in MC tests.
2022-08-08 14:38:11 -07:00
rv64zhinx-invalid.s
[RISCV] Remove some instructions from Zvfbfwma by implying Zfbfmin according to the latest spec
2023-07-28 15:52:03 +08:00
rv64zhinx-valid.s
[RISCV] Add {{$}} to some CHECK lines in MC tests.
2022-08-08 14:38:11 -07:00
rv64zhinxmin-invalid.s
[RISCV] Remove some instructions from Zvfbfwma by implying Zfbfmin according to the latest spec
2023-07-28 15:52:03 +08:00
rv64zhinxmin-valid.s
[RISCV][MC] Fix all remaining fcvt instructions that didn't accept rounding mode but should have (#67889)
2023-10-01 09:59:52 +01:00
rv64zicfiss-invalid.s
[RISCV] Add MC layer support for Zicfiss. (#66043)
2023-12-30 15:40:20 +08:00
rv64zknd-only-valid.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
rv64zkne-only-invalid.s
…
rv64zkne-only-valid.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
rv64zknh-only-valid.s
…
rv64zksed-invalid.s
…
rv64zmmul-invalid.s
[RISCV] Add {{$}} to some CHECK lines in MC tests.
2022-08-08 14:38:11 -07:00
rv64zmmul-valid.s
[RISCV][Clang] Add support for Zmmul extension
2022-07-18 20:26:08 -04:00
rva-aliases-invalid.s
…
rva-aliases-valid.s
…
rvc-aliases-valid.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
rvc-hints-invalid.s
…
rvc-hints-valid.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
rvd-aliases-valid.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
rvd-pseudos.s
…
rvdc-aliases-valid.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
rvf-aliases-valid.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
rvf-pseudos.s
…
rvf-user-csr-names.s
…
rvi-aliases-valid.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
rvi-alternate-abi-names.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
rvi-pseudos-invalid.s
[RISCV] Support constant operand for la and lla pseudoinstruction.
2023-07-03 15:55:04 -07:00
rvi-pseudos.s
[RISCV] Add new lga pseudoinstruction
2023-05-31 18:48:21 +01:00
rvk-user-csr-name.s
[RISCV] Remove -mattr=+f from rvk-user-csr-name.s.
2023-03-30 17:20:09 -07:00
rvv-user-csr-names.s
…
rvzabha-invalid.s
[RISCV][MC] Add MC layer support for the experimental zabha extension (#80005)
2024-01-31 17:06:43 +08:00
rvzabha-valid.s
[RISCV][MC] Add MC layer support for the experimental zabha extension (#80005)
2024-01-31 17:06:43 +08:00
rvzabha-zacas-valid.s
[RISCV] Remove experimental from Zacas. (#83195)
2024-02-28 21:46:58 -08:00
rvzcmop-valid.s
[RISCV] Zimop/Zcmop are ratified
2024-04-08 16:40:02 +08:00
rvzcmt-user-csr-name.s
[RISCV] Move Zca/Zcb/Zcd/Zcf/Zcmp/Zcmt out of experimental status.
2023-06-22 09:22:58 -07:00
rvzdinx-aliases-valid.s
[RISCV] add the MC layer support of Zfinx extension
2022-03-02 14:25:19 +08:00
rvzfh-aliases-valid.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
rvzfh-pseudos.s
…
rvzfinx-aliases-valid.s
[RISCV] add the MC layer support of Zfinx extension
2022-03-02 14:25:19 +08:00
rvzhinx-aliases-valid.s
[RISCV] add the MC layer support of Zfinx extension
2022-03-02 14:25:19 +08:00
rvzihintpause-aliases-valid.s
…
rvzimop-valid.s
[RISCV] Zimop/Zcmop are ratified
2024-04-08 16:40:02 +08:00
scoped-relaxation.s
[llvm-readobj] Print <null> for relocation target with an empty name
2023-07-20 00:42:38 -07:00
supervisor-csr-names.s
[RISCV] Add srmcfg CSR from Ssqosid extension. (#79914)
2024-02-01 11:59:13 -08:00
tail-call-invalid.s
…
tail-call.s
[RISCV] Omit "@plt" in assembly output "call foo@plt" (#72467)
2024-01-07 12:09:44 -08:00
target-abi-invalid.s
[RISCV] CodeGen of RVE and ilp32e/lp64e ABIs (#76777)
2024-01-16 20:44:30 +08:00
target-abi-valid.s
[RISCV][MC] Add support for RV64E
2023-03-23 12:32:25 +00:00
tlsdesc.s
[RISCV] Support TLSDESC in the RISC-V backend (#66915)
2024-01-23 16:16:07 -08:00
twice.ll
[RISCV] Fix state persistence bugs (PR55548)
2022-05-26 16:09:00 +08:00
user-csr-names.s
[RISCV] Recognize CSR name ssp for Zicfilp. (#81974)
2024-02-17 09:56:22 +08:00
xsifive-invalid.s
[RISCV] Add back SiFive's cdiscard.d.l1, cflush.d.l1, and cease instructions. (#83896)
2024-03-13 14:56:25 -07:00
xsifive-valid.s
[RISCV] Add back SiFive's cdiscard.d.l1, cflush.d.l1, and cease instructions. (#83896)
2024-03-13 14:56:25 -07:00
XTHeadBa-invalid.s
[RISCV] Add vendor-defined XTHeadBa (address-generation) extension
2023-02-08 07:54:52 +01:00
XTHeadBa-valid.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
xtheadcmo-invalid.s
[RISCV] Add vendor-defined XTheadCmo (Cache Management Operations) extension
2023-02-22 10:57:48 +01:00
xtheadcmo-valid.s
[RISCV] Add vendor-defined XTheadCmo (Cache Management Operations) extension
2023-02-22 10:57:48 +01:00
xtheadcondmov-invalid.s
[RISCV] Add vendor-defined XTheadCondMov (conditional move) extension
2023-02-24 21:40:42 +01:00
xtheadcondmov-valid.s
[RISCV] Add vendor-defined XTheadCondMov (conditional move) extension
2023-02-24 21:40:42 +01:00
xtheadmac-invalid.s
[RISCV] Add vendor-defined XTheadMAC (multiply-accumulate) extension
2023-02-14 20:25:47 +01:00
xtheadsync-invalid.s
[RISCV] Add vendor-defined XTheadSync (Multi-core synchronization) extension
2023-02-22 11:15:40 +01:00
xtheadsync-valid.s
[RISCV] Add vendor-defined XTheadSync (Multi-core synchronization) extension
2023-02-22 11:15:40 +01:00
XTHeadVdot-valid.s
[RISCV] Implement assembler support for XTHeadVdot
2022-12-26 19:05:22 +08:00
XVentanaCondOps-valid.s
[RISCV] Implement assembler support for XVentanaCondOps
2022-11-14 09:01:54 -08:00
Zawrs-valid.s
[RISCV][MC] Mark Zawrs extension as non-experimental
2023-02-19 20:43:03 +00:00
zfa-double-invalid.s
[RISCV] Mark the Zfa extension as non-experimental (#68113)
2023-10-03 18:16:13 +01:00
zfa-half-invalid.s
[RISCV] Mark the Zfa extension as non-experimental (#68113)
2023-10-03 18:16:13 +01:00
zfa-invalid.s
[RISCV] Mark the Zfa extension as non-experimental (#68113)
2023-10-03 18:16:13 +01:00
zfa-valid.s
[RISCV] Mark the Zfa extension as non-experimental (#68113)
2023-10-03 18:16:13 +01:00
zfa-zfhmin-zvfh-valid.s
[RISCV] Mark the Zfa extension as non-experimental (#68113)
2023-10-03 18:16:13 +01:00
zicfilp-invalid.s
[RISCV] Add MC layer support for Zicfilp.
2023-08-16 08:52:51 +08:00
zicfilp-valid.s
[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)
2023-12-14 22:42:11 -08:00
zicfiss-valid.s
[RISCV] Add MC layer support for Zicfiss. (#66043)
2023-12-30 15:40:20 +08:00
Ztso.s
[RISCV] Adding missing test from a4a29438f
2022-09-19 13:45:56 -07:00