gonzalobg ea8fb06f24

[atomicrmw] fminimumnum/fmaximumnum support (#187030) ...

Adds support for `atomicrmw` `fminimumnum`/`fmaximumnum` operations.
These were added to C++ in P3008, and are exposed in libc++ in #186716 .
Adding LLVM IR support for these unblocks work in both backends with HW
support, and frontends.

2026-03-18 09:35:49 +01:00

..

AsmParser

[AMDGPU] Allow bank conflicts on src0 for V_DUAL_MOV_B32 for gfx1170 (#186100)

2026-03-12 13:49:52 +01:00

Disassembler

[AMDGPU] Add GFX11_7Insts feature, eliminate isGFX1170 helpers. NFC (#185878)

2026-03-11 17:05:18 +01:00

MCA

Reapply "[MC][TableGen] Expand Opcode field of MCInstrDesc" (#180321) (#180954)

2026-02-12 09:17:02 +01:00

MCTargetDesc

[AMDGPU] Recover high VGPRs from S_SETREG_IMM32_B32 in disasm (#185968)

2026-03-11 14:37:14 -07:00

TargetInfo

…

Utils

AMDGPU: Don't limit VGPR usage based on occupancy in dVGPR mode (#185981)

2026-03-16 14:39:26 +01:00

AMDGPU.h

[AMDGPU] Cgscc amdgpu attributor boilerplate NFC (#179719)

2026-03-09 15:14:03 -04:00

AMDGPU.td

[AMDGPU] Codegen for min/max instructions for gfx1170 (#185625)

2026-03-12 12:32:56 +01:00

AMDGPUAliasAnalysis.cpp

…

AMDGPUAliasAnalysis.h

…

AMDGPUAlwaysInlinePass.cpp

[AMDGPU] Make use of getFunction and getMF. NFC. (#167872)

2025-11-14 11:00:57 +00:00

AMDGPUAnnotateUniformValues.cpp

[CodeGen] Drop uses of BranchInst (#186391)

2026-03-13 21:51:38 +00:00

AMDGPUArgumentUsageInfo.cpp

[AMDGPU] Remove AMDGPUArgumentUsageInfo pass (#182490)

2026-02-23 18:47:01 +05:30

AMDGPUArgumentUsageInfo.h

[AMDGPU] Remove AMDGPUArgumentUsageInfo pass (#182490)

2026-02-23 18:47:01 +05:30

AMDGPUAsanInstrumentation.cpp

[llvm] Use ConstantInt::getAllOnesValue()

2025-12-09 12:02:39 +01:00

AMDGPUAsanInstrumentation.h

…

AMDGPUAsmPrinter.cpp

[AMDGPU] Set preferred function alignment based on icache geometry (#183064)

2026-03-11 07:57:37 -04:00

AMDGPUAsmPrinter.h

…

AMDGPUAtomicOptimizer.cpp

[CodeGen] Drop uses of BranchInst (#186391)

2026-03-13 21:51:38 +00:00

AMDGPUAttributes.def

…

AMDGPUAttributor.cpp

[AMDGPU] Cgscc amdgpu attributor boilerplate NFC (#179719)

2026-03-09 15:14:03 -04:00

AMDGPUBarrierLatency.cpp

[AMDGPU] Pre-GFX10 does not need added latency for workgroup fences (#177157)

2026-01-27 10:24:05 +09:00

AMDGPUBarrierLatency.h

[AMDGPU] Ignore wavefront barrier latency during scheduling DAG mutation (#168500)

2025-11-19 17:49:14 +09:00

AMDGPUCallingConv.td

AMDGPU: Change ABI of 16-bit scalar values for gfx6/gfx7 (#175795)

2026-01-22 18:34:06 +00:00

AMDGPUCallLowering.cpp

[AMDGPU] Remove AMDGPUCallLowering dependency on AMDGPUTargetLowering. NFC. (#187008)

2026-03-17 12:38:25 +00:00

AMDGPUCallLowering.h

[AMDGPU] Remove AMDGPUCallLowering dependency on AMDGPUTargetLowering. NFC. (#187008)

2026-03-17 12:38:25 +00:00

AMDGPUCodeGenPrepare.cpp

[AMDGPU] Standardize on using AMDGPU::getNullPointerValue. NFC. (#187037)

2026-03-17 17:08:16 +00:00

AMDGPUCombine.td

…

AMDGPUCombinerHelper.cpp

[AMDGPU] Remove NoSignedZerosFPMath uses (#178343)

2026-01-30 09:18:40 +08:00

AMDGPUCombinerHelper.h

…

AMDGPUCtorDtorLowering.cpp

[AMDGPUCtorDtorLowering] Remove unnecessary pointer arithmetic (#182869)

2026-02-23 17:04:49 +01:00

AMDGPUCtorDtorLowering.h

…

AMDGPUExportClustering.cpp

…

AMDGPUExportClustering.h

…

AMDGPUExportKernelRuntimeHandles.cpp

…

AMDGPUExportKernelRuntimeHandles.h

…

AMDGPUFeatures.td

[AMDGPU] Use subtarget feature for flat offset bit width instead of arch checks (#183742)

2026-03-05 10:58:42 +01:00

AMDGPUFrameLowering.cpp

…

AMDGPUFrameLowering.h

…

AMDGPUGenRegisterBankInfo.def

…

AMDGPUGISel.td

[AMDGPU] Select v_bfe_u32 for i8/i16 (and (srl x, c), mask) (#182446)

2026-03-04 13:31:15 -06:00

AMDGPUGlobalISelDivergenceLowering.cpp

[AMDGPU] Use AMDGPULaneMaskUtils in SILowerI1Copies (#186170)

2026-03-17 10:19:15 +01:00

AMDGPUGlobalISelUtils.cpp

…

AMDGPUGlobalISelUtils.h

…

AMDGPUHazardLatency.cpp

[AMDGPU] Add scheduling DAG mutation for hazard latencies (#170075)

2026-02-03 11:10:28 +09:00

AMDGPUHazardLatency.h

[AMDGPU] Add scheduling DAG mutation for hazard latencies (#170075)

2026-02-03 11:10:28 +09:00

AMDGPUHSAMetadataStreamer.cpp

[AMDGPU] Make uniform-work-group-size a valueless attribute (#183925)

2026-03-01 21:29:55 +00:00

AMDGPUHSAMetadataStreamer.h

…

AMDGPUIGroupLP.cpp

[AMDGPU] IGroupLP: Avoid repeating reachability checks in greedy algorithm (#182463)

2026-03-03 09:40:30 +00:00

AMDGPUIGroupLP.h

…

AMDGPUImageIntrinsicOptimizer.cpp

…

AMDGPUInsertDelayAlu.cpp

[AMDGPU] Treat F64 TRANS instructions as VALU for S_DELAY_ALU insertion (#180940)

2026-02-11 19:14:54 +00:00

AMDGPUInstCombineIntrinsic.cpp

[AMDGPU] fold a call to implictarg.ptr to a poison with no-implicitarg-ptr (#186925)

2026-03-17 16:37:56 -04:00

AMDGPUInstrInfo.cpp

AMDGPU: Fix treating unknown mem operands as uniform (#170309)

2025-12-02 16:19:46 +00:00

AMDGPUInstrInfo.h

…

AMDGPUInstrInfo.td

[AMDGPU][GFX12.5] Reimplement monitor load as an atomic operation (#177343)

2026-02-09 09:57:27 +01:00

AMDGPUInstructions.td

[AMDGPU] Fix and simplify patterns selecting fsub to v_fma_mix_f32 (#180169)

2026-02-06 14:39:13 +00:00

AMDGPUInstructionSelector.cpp

[AMDGPU] Standardize on using AMDGPU::getNullPointerValue. NFC. (#187037)

2026-03-17 17:08:16 +00:00

AMDGPUInstructionSelector.h

[AMDGPU] Select v_bfe_u32 for i8/i16 (and (srl x, c), mask) (#182446)

2026-03-04 13:31:15 -06:00

AMDGPUISelDAGToDAG.cpp

[AMDGPU] Standardize on using AMDGPU::getNullPointerValue. NFC. (#187037)

2026-03-17 17:08:16 +00:00

AMDGPUISelDAGToDAG.h

[AMDGPU] Use a general form of intrinsic for tensor load/store (#182334)

2026-02-20 17:28:32 -08:00

AMDGPUISelLowering.cpp

Reapply "[AMDGPU] Elide bitcast fold i64 imm to build_vector" (#160325) (#184114)

2026-03-02 14:47:35 +00:00

AMDGPUISelLowering.h

Reapply "[AMDGPU] Elide bitcast fold i64 imm to build_vector" (#160325) (#184114)

2026-03-02 14:47:35 +00:00

AMDGPULaneMaskUtils.h

[AMDGPU] Remove unused CmpLGOp instruction (#180195)

2026-02-27 10:37:44 +00:00

AMDGPULateCodeGenPrepare.cpp

[AMDGPU] LiveRegOptimizer: consider i8/i16 binops on SDWA (#155800)

2025-12-15 12:04:33 -05:00

AMDGPULegalizerInfo.cpp

[AMDGPU] Standardize on using AMDGPU::getNullPointerValue. NFC. (#187037)

2026-03-17 17:08:16 +00:00

AMDGPULegalizerInfo.h

AMDGPU/GlobalISel: Lower G_EXTRACT/INSERT in legalizer (#181036)

2026-03-12 10:03:44 -07:00

AMDGPULibCalls.cpp

AMDGPU: Fix selection failure on fast vector rootn (#185035)

2026-03-09 10:22:47 +00:00

AMDGPULibFunc.cpp

AMDGPU: Try to fix leak in AMDGPULibFunc (#182583)

2026-02-20 15:07:19 -08:00

AMDGPULibFunc.h

AMDGPU: Perform libcall recognition to replace fast OpenCL pow (#182135)

2026-02-19 11:49:32 +01:00

AMDGPULowerBufferFatPointers.cpp

[atomicrmw] fminimumnum/fmaximumnum support (#187030)

2026-03-18 09:35:49 +01:00

AMDGPULowerExecSync.cpp

[NFCI] replace getValueType with new getGlobalSize query (#177186)

2026-01-22 13:55:53 -05:00

AMDGPULowerIntrinsics.cpp

…

AMDGPULowerKernelArguments.cpp

Reapply "[AMDGPU] Propagate alias information in AMDGPULowerKernelArguments." (#174977)

2026-01-20 16:39:08 +00:00

AMDGPULowerKernelAttributes.cpp

AMDGPU: Annotate grid_dims ABI load with range metadata (#185610)

2026-03-16 23:31:32 +01:00

AMDGPULowerModuleLDSPass.cpp

[AMDGPULowerLDS] Avoid unnecessary ptrtoint/inttoptr roundtrip (#181671)

2026-02-17 09:28:01 +01:00

AMDGPULowerVGPREncoding.cpp

[AMDGPU] Fix GFX1250 hazard: S_SET_VGPR_MSB dropped (#184904)

2026-03-10 09:35:45 -04:00

AMDGPULowerVGPREncoding.h

…

AMDGPUMachineFunction.cpp

[AMDGPU] Remove NoSignedZerosFPMath uses (#178343)

2026-01-30 09:18:40 +08:00

AMDGPUMachineFunction.h

[AMDGPU] Make chain functions receive a stack pointer (#184616)

2026-03-06 11:01:42 +01:00

AMDGPUMachineModuleInfo.cpp

…

AMDGPUMachineModuleInfo.h

…

AMDGPUMacroFusion.cpp

…

AMDGPUMacroFusion.h

…

AMDGPUMarkLastScratchLoad.cpp

Revert "[NFC][LiveStacks] Use vectors instead of map and unordred_map" (#180421)

2026-02-08 16:54:51 +00:00

AMDGPUMCInstLower.cpp

[AMDGPU] Standardize on using AMDGPU::getNullPointerValue. NFC. (#187037)

2026-03-17 17:08:16 +00:00

AMDGPUMCInstLower.h

[AMDGPU] Standardize on using AMDGPU::getNullPointerValue. NFC. (#187037)

2026-03-17 17:08:16 +00:00

AMDGPUMCResourceInfo.cpp

[MC] Rename PrivateGlobalPrefix to InternalSymbolPrefix. NFC (#185164)

2026-03-10 01:03:27 -07:00

AMDGPUMCResourceInfo.h

…

AMDGPUMemoryUtils.cpp

[NFCI] replace getValueType with new getGlobalSize query (#177186)

2026-01-22 13:55:53 -05:00

AMDGPUMemoryUtils.h

[AMDGPU] Remove isKernelLDS, add isKernel(const Function &). NFC. (#167300)

2025-11-25 15:43:18 +00:00

AMDGPUMIRFormatter.cpp

[AMDGPU] Introduce custom MIR formatting for s_wait_alu (#176316)

2026-01-31 10:46:59 -08:00

AMDGPUMIRFormatter.h

[AMDGPU] Introduce custom MIR formatting for s_wait_alu (#176316)

2026-01-31 10:46:59 -08:00

AMDGPUPassRegistry.def

[AMDGPU] Cgscc amdgpu attributor boilerplate NFC (#179719)

2026-03-09 15:14:03 -04:00

AMDGPUPerfHintAnalysis.cpp

…

AMDGPUPerfHintAnalysis.h

…

AMDGPUPostLegalizerCombiner.cpp

Fix typos and spelling errors across codebase (#156270)

2026-01-13 11:52:46 -05:00

AMDGPUPredicateControl.td

…

AMDGPUPreLegalizerCombiner.cpp

[AMDGPU] Make use of getFunction and getMF. NFC. (#167872)

2025-11-14 11:00:57 +00:00

AMDGPUPreloadKernArgProlog.cpp

…

AMDGPUPreloadKernArgProlog.h

…

AMDGPUPreloadKernelArguments.cpp

[AMDGPU] Make use of getFunction and getMF. NFC. (#167872)

2025-11-14 11:00:57 +00:00

AMDGPUPrepareAGPRAlloc.cpp

[NFC][AMDGPU] Remove pass initialization from pass constructors (#180149)

2026-02-06 09:05:14 -08:00

AMDGPUPrepareAGPRAlloc.h

…

AMDGPUPrintfRuntimeBinding.cpp

AMDGPU: Stop checking for r600 in printf pass (#183536)

2026-02-26 17:18:36 +01:00

AMDGPUPromoteAlloca.cpp

[AMDGPU] Assert non-array alloca does have a size (#183834)

2026-02-28 10:32:36 -05:00

AMDGPUPromoteKernelArguments.cpp

…

AMDGPUPTNote.h

…

AMDGPURegBankCombiner.cpp

[AMDGPU] Fix legacy index in fmed3 optimization (#177426)

2026-01-28 10:22:22 +00:00

AMDGPURegBankLegalize.cpp

AMDGPU/GlobalISel: Regbanklegalize rules for G_PHI (#179735)

2026-03-06 14:01:50 +01:00

AMDGPURegBankLegalizeHelper.cpp

AMDGPU/GlobalISel: RegBankLegalize rules for s_setreg (#186872)

2026-03-17 14:57:29 -07:00

AMDGPURegBankLegalizeHelper.h

AMDGPU/GlobalISel: RegBankLegalize rules for ctlz/cttz_zero_undef (#186546)

2026-03-16 10:21:47 -07:00

AMDGPURegBankLegalizeRules.cpp

AMDGPU/GlobalISel: RegBankLegalize rules for s_setreg (#186872)

2026-03-17 14:57:29 -07:00

AMDGPURegBankLegalizeRules.h

AMDGPU/GlobalISel: RegBankLegalize rules for s_setreg (#186872)

2026-03-17 14:57:29 -07:00

AMDGPURegBankSelect.cpp

…

AMDGPURegisterBankInfo.cpp

[AMDGPU] Codegen for min/max instructions for gfx1170 (#185625)

2026-03-12 12:32:56 +01:00

AMDGPURegisterBankInfo.h

…

AMDGPURegisterBanks.td

…

AMDGPURemoveIncompatibleFunctions.cpp

[AMDGPU] Add target features to guard DPP controls (#182391)

2026-02-20 07:59:10 -07:00

AMDGPURemoveIncompatibleFunctions.h

…

AMDGPUReserveWWMRegs.cpp

…

AMDGPUReserveWWMRegs.h

…

AMDGPUResourceUsageAnalysis.cpp

AMDGPU: Avoid crashing on statepoint-like pseudoinstructions (#170657)

2025-12-29 19:08:08 +01:00

AMDGPUResourceUsageAnalysis.h

…

AMDGPURewriteAGPRCopyMFMA.cpp

Revert "[NFC][LiveStacks] Use vectors instead of map and unordred_map" (#180421)

2026-02-08 16:54:51 +00:00

AMDGPURewriteOutArguments.cpp

[AMDGPU] Make use of getFunction and getMF. NFC. (#167872)

2025-11-14 11:00:57 +00:00

AMDGPURewriteUndefForPHI.cpp

…

AMDGPUSearchableTables.td

AMDGPU: llvm.amdgcn.ds.add/sub.gs.reg.rtn are sources of divergence (#186883)

2026-03-17 08:30:27 -07:00

AMDGPUSelectionDAGInfo.cpp

[AMDGPU] TableGen-erate SDNode descriptions (#168248)

2025-11-17 00:10:07 +00:00

AMDGPUSelectionDAGInfo.h

[AMDGPU] TableGen-erate SDNode descriptions (#168248)

2025-11-17 00:10:07 +00:00

AMDGPUSetWavePriority.cpp

…

AMDGPUSplitModule.cpp

[clang][modules] Prevent deadlock in module cache (#182722)

2026-02-27 09:36:14 -08:00

AMDGPUSplitModule.h

…

AMDGPUSubtarget.cpp

[AMDGPU] Add dereferenceable retAttr to a call to llvm.amdgcn.implicitarg.ptr (#182206)

2026-03-03 21:58:12 +01:00

AMDGPUSubtarget.h

[AMDGPU] Use subtarget feature for flat offset bit width instead of arch checks (#183742)

2026-03-05 10:58:42 +01:00

AMDGPUSwLowerLDS.cpp

[AMDGPU] Avoid unnecessary zero-index GEPs

2026-02-13 15:10:42 +01:00

AMDGPUTargetMachine.cpp

[AMDGPU] Standardize on using AMDGPU::getNullPointerValue. NFC. (#187037)

2026-03-17 17:08:16 +00:00

AMDGPUTargetMachine.h

[AMDGPU] Standardize on using AMDGPU::getNullPointerValue. NFC. (#187037)

2026-03-17 17:08:16 +00:00

AMDGPUTargetObjectFile.cpp

…

AMDGPUTargetObjectFile.h

…

AMDGPUTargetTransformInfo.cpp

Revert "[LoopUnroll] Remove computeUnrollCount()'s return value " (#187035)

2026-03-17 12:05:42 -07:00

AMDGPUTargetTransformInfo.h

[TTI] Add VectorInstrContext for context-aware insert/extract costs. (#175982)

2026-01-27 16:30:29 +00:00

AMDGPUUniformIntrinsicCombine.cpp

[NFC][AMDGPU] Remove pass initialization from pass constructors (#180149)

2026-02-06 09:05:14 -08:00

AMDGPUUnifyDivergentExitNodes.cpp

[CodeGen] Drop uses of BranchInst (#186391)

2026-03-13 21:51:38 +00:00

AMDGPUUnifyDivergentExitNodes.h

…

AMDGPUWaitSGPRHazards.cpp

[AMDGPU] Introduce custom MIR formatting for s_wait_alu (#176316)

2026-01-31 10:46:59 -08:00

AMDGPUWaitSGPRHazards.h

…

AMDKernelCodeT.h

…

BUFInstructions.td

[AMDGPU] Asynchronous loads from global/buffer to LDS on pre-GFX12 (#180466)

2026-02-11 05:26:58 +00:00

CaymanInstructions.td

…

CMakeLists.txt

[AMDGPU] Add scheduling DAG mutation for hazard latencies (#170075)

2026-02-03 11:10:28 +09:00

DSDIRInstructions.td

[AMDGPU] Add VDSDIR encoding to gfx13 (#181620)

2026-02-17 09:25:14 +01:00

DSInstructions.td

[AMDGPU][NFC] Use RegisterOperand instead of RegisterClass (#180574)

2026-02-10 16:47:46 +00:00

EvergreenInstructions.td

[AMDGPU] Make rotr illegal (#166558)

2025-12-05 12:39:50 +00:00

EXPInstructions.td

[AMDGPU] Add VEXPORT encoding for gfx13 (#181788)

2026-02-19 08:46:50 +01:00

FLATInstructions.td

[AMDGPU] Add VFLAT, VGLOBAL, VSCRATCH to gfx13 (#182811)

2026-03-05 14:24:44 +01:00

GCNCreateVOPD.cpp

[AMDGPU] Fix VOPD checks for commuting OpX and OpY (#178772)

2026-01-30 15:13:33 +00:00

GCNDPPCombine.cpp

[NFC][MI] Tidy Up RegState enum use (2/2) (#177090)

2026-01-23 00:19:03 -08:00

GCNDPPCombine.h

…

GCNHazardRecognizer.cpp

[AMDGPU] Include TRANS instructions in WMMA coexecution hazard checking (#186269)

2026-03-16 16:10:58 -07:00

GCNHazardRecognizer.h

[CodeGen] Make ShouldPreferAnother const. NFC. (#185606)

2026-03-10 15:03:56 +00:00

GCNILPSched.cpp

…

GCNIterativeScheduler.cpp

[AMDGPU] Iterative scheduling must behave the same with/without debug (#178460)

2026-02-02 09:15:48 -06:00

GCNIterativeScheduler.h

…

GCNMinRegStrategy.cpp

…

GCNNSAReassign.cpp

[NFC][AMDGPU] Remove pass initialization from pass constructors (#180149)

2026-02-06 09:05:14 -08:00

GCNNSAReassign.h

…

GCNPreRALongBranchReg.cpp

[NFC][AMDGPU] Remove pass initialization from pass constructors (#180149)

2026-02-06 09:05:14 -08:00

GCNPreRALongBranchReg.h

…

GCNPreRAOptimizations.cpp

[NFC][AMDGPU] Remove pass initialization from pass constructors (#180149)

2026-02-06 09:05:14 -08:00

GCNPreRAOptimizations.h

…

GCNProcessors.td

[AMDGPU] Add gfx12-5-generic subtarget (#183381)

2026-02-25 13:34:48 -08:00

GCNRegPressure.cpp

[AMDGPU][Scheduler] Add GCNRegPressure-based methods to GCNRPTarget (#182853)

2026-02-27 15:21:45 +01:00

GCNRegPressure.h

[AMDGPU][Scheduler] Add GCNRegPressure-based methods to GCNRPTarget (#182853)

2026-02-27 15:21:45 +01:00

GCNRewritePartialRegUses.cpp

[NFC][CodeGen] Add helper function to check SubReg validity (#181489)

2026-02-19 12:39:11 -08:00

GCNRewritePartialRegUses.h

…

GCNSchedStrategy.cpp

Revert "[AMDGPU] Enable scheduler mfma rewrite stage by default" (#185604)

2026-03-10 12:58:41 +01:00

GCNSchedStrategy.h

[AMDGPU][Scheduler] Add GCNRegPressure-based methods to GCNRPTarget (#182853)

2026-02-27 15:21:45 +01:00

GCNSubtarget.cpp

[AMDGPU] Set preferred function alignment based on icache geometry (#183064)

2026-03-11 07:57:37 -04:00

GCNSubtarget.h

[AMDGPU] Add GFX11_7Insts feature, eliminate isGFX1170 helpers. NFC (#185878)

2026-03-11 17:05:18 +01:00

GCNVOPDUtils.cpp

[AMDGPU] Allow bank conflicts on src0 for V_DUAL_MOV_B32 for gfx1170 (#186100)

2026-03-12 13:49:52 +01:00

GCNVOPDUtils.h

…

MIMGInstructions.td

[AMDGPU] Add suffix _d4 to tensor load/store with 4 groups D#, NFC (#184176)

2026-03-03 14:10:38 -08:00

R600.h

…

R600.td

CodeGen: Make all targets override pseudos with pointers (#159881)

2025-11-26 14:57:14 +00:00

R600AsmPrinter.cpp

…

R600AsmPrinter.h

…

R600ClauseMergePass.cpp

…

R600ControlFlowFinalizer.cpp

[NFCI][AMDGPU] Use GET_SUBTARGETINFO_MACRO in GCNSubtarget.h and R600Subtarget.h (#177402)

2026-01-25 09:38:42 -05:00

R600Defines.h

…

R600EmitClauseMarkers.cpp

…

R600ExpandSpecialInstrs.cpp

…

R600FrameLowering.cpp

…

R600FrameLowering.h

…

R600InstrFormats.td

…

R600InstrInfo.cpp

[AMDGPU] Make use of getFunction and getMF. NFC. (#167872)

2025-11-14 11:00:57 +00:00

R600InstrInfo.h

[TableGen] Return int32_t from InstrMapping table lookup functions. NFC. (#182079)

2026-02-18 18:49:58 +00:00

R600InstrInfo.td

…

R600Instructions.td

[AMDGPU] Use FPImmLeaf for float constants, fix build_vector patterns (#178018)

2026-01-28 10:51:42 +01:00

R600ISelDAGToDAG.cpp

…

R600ISelLowering.cpp

[AMDGPU] Standardize on using AMDGPU::getNullPointerValue. NFC. (#187037)

2026-03-17 17:08:16 +00:00

R600ISelLowering.h

R600: Really remove softPromoteHalfType (#178040)

2026-01-26 20:46:37 +00:00

R600MachineCFGStructurizer.cpp

Reland "[NFC][MI] Tidy Up RegState enum use (1/2)" (#176277)

2026-01-16 13:05:06 -08:00

R600MachineFunctionInfo.cpp

…

R600MachineFunctionInfo.h

…

R600MachineScheduler.cpp

…

R600MachineScheduler.h

…

R600MCInstLower.cpp

[AMDGPU] Standardize on using AMDGPU::getNullPointerValue. NFC. (#187037)

2026-03-17 17:08:16 +00:00

R600OpenCLImageTypeLoweringPass.cpp

…

R600OptimizeVectorRegisters.cpp

[perf] Replace copy-assign by move-assign in llvm/lib/Target/AMDGPU/ (#179460)

2026-02-03 14:24:31 +00:00

R600Packetizer.cpp

…

R600Processors.td

[NFCI][AMDGPU] Use GET_SUBTARGETINFO_MACRO in GCNSubtarget.h and R600Subtarget.h (#177402)

2026-01-25 09:38:42 -05:00

R600RegisterInfo.cpp

…

R600RegisterInfo.h

…

R600RegisterInfo.td

…

R600Schedule.td

…

R600Subtarget.cpp

[AMDGPU] Remove FeaturePromoteAlloca (#177636)

2026-02-23 15:24:57 -05:00

R600Subtarget.h

Reapply "AMDGPU: Annotate group size ABI loads with range metadata (#185420)" (#185588)

2026-03-10 07:41:26 +00:00

R600TargetMachine.cpp

[CodeGen][NewPM] Adjust pipeline for AsmPrinter

2026-02-23 17:23:25 -08:00

R600TargetMachine.h

[CodeGen][NewPM] Plumb MCContext through buildCodeGenPipeline

2026-02-23 17:21:32 -08:00

R600TargetTransformInfo.cpp

[IR] Split Br into UncondBr and CondBr (#184027)

2026-03-11 12:31:10 +00:00

R600TargetTransformInfo.h

[AMDGPU] Remove R600TargetTransformInfo dependency on AMDGPUTargetLowering. NFC. (#187014)

2026-03-17 13:40:49 +00:00

R700Instructions.td

…

SIAnnotateControlFlow.cpp

[CodeGen] Drop uses of BranchInst (#186391)

2026-03-13 21:51:38 +00:00

SIDefines.h

[AMDGPU][MC] Update old and add new min/max instructions for gfx1170 (#184601)

2026-03-09 18:38:45 +01:00

SIFixSGPRCopies.cpp

[MIR][MachineInstr] Update MachineInstr::eraseFromParent() to return an iterator (#179787)

2026-03-13 13:39:13 -07:00

SIFixSGPRCopies.h

…

SIFixVGPRCopies.cpp

[NFC][AMDGPU] Remove pass initialization from pass constructors (#180149)

2026-02-06 09:05:14 -08:00

SIFixVGPRCopies.h

…

SIFoldOperands.cpp

[AMDGPU] Clear no convergence flag on operand folding. NFCI (#179438)

2026-02-03 10:46:26 -08:00

SIFoldOperands.h

…

SIFormMemoryClauses.cpp

[NFC][AMDGPU] Remove pass initialization from pass constructors (#180149)

2026-02-06 09:05:14 -08:00

SIFormMemoryClauses.h

…

SIFrameLowering.cpp

[AMDGPU] Make chain functions receive a stack pointer (#184616)

2026-03-06 11:01:42 +01:00

SIFrameLowering.h

[CodeGen] Replace (Min,Max)CSFrameIndex with flag on frame object [NFCI] (#170905)

2025-12-06 14:00:55 -08:00

SIInsertHardClauses.cpp

…

SIInsertWaitcnts.cpp

[AMDGPU] Make WaitcntBrackets::Limits a reference. NFC. (#186782)

2026-03-16 12:16:38 +00:00

SIInstrFormats.td

…

SIInstrInfo.cpp

[AMDGPU] DPP implementations for Wave Reduction (#185814)

2026-03-18 13:11:53 +05:30

SIInstrInfo.h

[AMDGPU] DPP implementations for Wave Reduction (#185814)

2026-03-18 13:11:53 +05:30

SIInstrInfo.td

[AMDGPU][MC] Update old and add new min/max instructions for gfx1170 (#184601)

2026-03-09 18:38:45 +01:00

SIInstructions.td

[AMDGPU] DPP implementations for Wave Reduction (#185814)

2026-03-18 13:11:53 +05:30

SIISelLowering.cpp

[AMDGPU] DPP implementations for Wave Reduction (#185814)

2026-03-18 13:11:53 +05:30

SIISelLowering.h

[SelectionDAG] Remove NoNaNsFPMath uses (#183448)

2026-03-10 14:06:42 +08:00

SILateBranchLowering.cpp

[AMDGPU] Teach SILateBranchLowering pass to preserve MachineLoopInfo (#178276)

2026-01-29 22:23:00 +05:30

SILoadStoreOptimizer.cpp

[AMDGPU] Disable negative imm offset for async load/store instructions (#185078)

2026-03-06 21:55:39 +00:00

SILoadStoreOptimizer.h

…

SILowerControlFlow.cpp

[AMDGPU] Fix DomTree preservation in SILowerControlFlow when nodes are removed (#176691)

2026-01-25 09:45:44 +05:30

SILowerControlFlow.h

…

SILowerI1Copies.cpp

[AMDGPU] Use AMDGPULaneMaskUtils in SILowerI1Copies (#186170)

2026-03-17 10:19:15 +01:00

SILowerI1Copies.h

[AMDGPU] Use AMDGPULaneMaskUtils in SILowerI1Copies (#186170)

2026-03-17 10:19:15 +01:00

SILowerSGPRSpills.cpp

[AMDGPU] Fix typos "SPGR" / "VPGR" in comments

2026-03-02 11:48:38 +00:00

SILowerSGPRSpills.h

…

SILowerWWMCopies.cpp

[NFC][AMDGPU] Remove pass initialization from pass constructors (#180149)

2026-02-06 09:05:14 -08:00

SILowerWWMCopies.h

…

SIMachineFunctionInfo.cpp

[AMDGPU] Make chain functions receive a stack pointer (#184616)

2026-03-06 11:01:42 +01:00

SIMachineFunctionInfo.h

[AMDGPU] Remove NoSignedZerosFPMath uses (#178343)

2026-01-30 09:18:40 +08:00

SIMachineScheduler.cpp

[perf] Replace copy-assign by move-assign in llvm/lib/Target/AMDGPU/ (#179460)

2026-02-03 14:24:31 +00:00

SIMachineScheduler.h

…

SIMemoryLegalizer.cpp

[MIR][MachineInstr] Update MachineInstr::eraseFromParent() to return an iterator (#179787)

2026-03-13 13:39:13 -07:00

SIModeRegister.cpp

…

SIModeRegisterDefaults.cpp

[AMDGPU] Remove DX10_CLAMP and IEEE bits from gfx1170 (#182107)

2026-03-04 12:16:41 +01:00

SIModeRegisterDefaults.h

…

SIOptimizeExecMasking.cpp

[NFC][AMDGPU] Remove pass initialization from pass constructors (#180149)

2026-02-06 09:05:14 -08:00

SIOptimizeExecMasking.h

…

SIOptimizeExecMaskingPreRA.cpp

[NFC][AMDGPU] Remove pass initialization from pass constructors (#180149)

2026-02-06 09:05:14 -08:00

SIOptimizeExecMaskingPreRA.h

…

SIOptimizeVGPRLiveRange.cpp

[LLVM][CodeGen] Remove pass initialization calls from pass constructors (#173061)

2026-01-21 08:44:51 -08:00

SIOptimizeVGPRLiveRange.h

…

SIPeepholeSDWA.cpp

Reland "[NFC][MI] Tidy Up RegState enum use (1/2)" (#176277)

2026-01-16 13:05:06 -08:00

SIPeepholeSDWA.h

…

SIPostRABundler.cpp

[NFC][AMDGPU] Remove pass initialization from pass constructors (#180149)

2026-02-06 09:05:14 -08:00

SIPostRABundler.h

…

SIPreAllocateWWMRegs.cpp

[regalloc][LiveRegMatrix][AMDGPU] Fix LiveInterval dangling pointers in LiveRegMatrix. (#168556)

2026-01-27 16:08:58 +01:00

SIPreAllocateWWMRegs.h

…

SIPreEmitPeephole.cpp

[CodeGen] Use separate MBB number for analyses (#187086)

2026-03-18 07:35:36 +01:00

SIProgramInfo.cpp

[AMDGPU] Remove DX10_CLAMP and IEEE bits from gfx1170 (#182107)

2026-03-04 12:16:41 +01:00

SIProgramInfo.h

…

SIRegisterInfo.cpp

[AMDGPU] Remove alignment constraint from spill pseudos (#177317)

2026-03-09 09:33:23 +05:30

SIRegisterInfo.h

[RegAlloc] Change the computation of CSRCost (#177226)

2026-02-04 10:08:57 -08:00

SIRegisterInfo.td

[AMDGPU] Remove unused regclass SGPR_HI16. NFCI. (#186431)

2026-03-13 21:38:10 +00:00

SISchedule.td

[AMDGPU] Update gfx1250 sched model to latest table (#182923)

2026-02-23 13:25:07 -08:00

SIShrinkInstructions.cpp

[AMDGPU] Generate more swaps (#184164)

2026-03-03 09:11:11 -06:00

SIShrinkInstructions.h

…

SIWholeQuadMode.cpp

[AMDGPU] Fix crash in SIWholeQuadMode with debug instructions. (#178282)

2026-01-30 02:11:07 +01:00

SIWholeQuadMode.h

…

SMInstructions.td

[AMDGPU] Add FeatureGFX13 and SMEM encoding for gfx13 (#177567)

2026-01-26 14:16:36 +01:00

SOPInstructions.td

[AMDGPU] Introduce asyncmark/wait intrinsics (#180467)

2026-02-11 07:15:51 +00:00

VIInstrFormats.td

…

VINTERPInstructions.td

[AMDGPU] Add VINTERP encoding to gfx13 (#182481)

2026-03-02 10:50:08 +01:00

VOP1Instructions.td

[AMDGPU] Ensure all PERMLANE instructions are marked as convergent (#182162)

2026-02-20 07:02:47 -06:00

VOP2Instructions.td

[AMDGPU][MC] Update old and add new min/max instructions for gfx1170 (#184601)

2026-03-09 18:38:45 +01:00

VOP3Instructions.td

[AMDGPU] Add GFX11_7Insts feature, eliminate isGFX1170 helpers. NFC (#185878)

2026-03-11 17:05:18 +01:00

VOP3PInstructions.td

[AMDGPU][MC] Update old and add new min/max instructions for gfx1170 (#184601)

2026-03-09 18:38:45 +01:00

VOPCInstructions.td

[AMDGPU] Mark VOPC_e64 instructions rematerializable (#186195)

2026-03-13 21:16:18 +00:00

VOPDInstructions.td

[AMDGPU][MC] Update old and add new min/max instructions for gfx1170 (#184601)

2026-03-09 18:38:45 +01:00

VOPInstructions.td

[AMDGPU][MC] Update old and add new min/max instructions for gfx1170 (#184601)

2026-03-09 18:38:45 +01:00